Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello everyone,
For the first time in my life, I am approaching Analog Design and my actual task is to to get an output impedance equal to 1MegaOhm for a Low Voltage Cascode Current Mirror;
The current is 20uA, the four MOSFETs involved in the circuit are pretty much the same when it comes to...
Hello everyone,
As the topic title suggests, I need to verify an Asynchronous FIFO which it can be found here;
http://www.sunburst-design.com/papers/CummingsSNUG2002SJ_FIFO1.pdf
( I believe it is famous? )
Anyway, I am completely new to the Verification world and I need to realize the System...
I do not have acccess to a bridge, it is just a block that should handle the request coming from the AHB Lite Slaves and handle the priority I guess. I should understand its signals and how to build it with combinational logic
Hello everybody,
Firstly, I do not know if this is the right section to post this thread but I hope someone can help me understand a thing.
So basically the image represents a SRAM Controller that I need to realise. The AHB Lite Interface only consists of the two Slaves according to the task...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
