Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: Need homework and solution for berkeley ee240 byAli Nikn
in cadence ".probe rout = par('1/gdso(MOS)')" is it possible? I doubt it.
So, does anyone has some suggestions on how to plot mos intrinsic gain? thanks!
can you tell me how to simulate the Fully Differential OPAMP's ICMR,SR,and so on
thank you ,my email adress isxiaodengyan@tom.com,simulation method in grahic mode is better
schbindkeys.il location
this the graph that i open the virturso schematic editor,but i cann't use any
hotkey and you can see in the graph the icon is not complete
what's wrong ?
**broken link removed**
i have installed a virtual linux os. and this is the picture during the setup,it didn't affect the os's normal setup ,but i want solve this problem
the characters in this picture are abnormal what's wrong
**broken link removed**
I have a question that is I want simulate this cmfb ckt. using ideal switch ,so can someone tell me what's model of ideal switch in cadence
because the voltage vdd is 2v and the pmos's vth is about -1.2v and nmos 's vth is about 0.85v so i want to simultate this cmfb in ideal switch can...
i have post the picture as an attachement but it didn't come out
am i have no right to attach attachement or i have done wrongly!
can someone help me ?
as you can see from the following text the mosfet all in sat. but the opamp have a gain of -2db, how can i adjust them to make the gain become larger
subckt
element 0:mm7 0:mm5 0:mm4 0:mm6 0:mm11 0:mm10...
i have seen a wide swing bias circuit used for bias the folded cascode OTA , u can find the circuit in the book wirrten by johns&martin. hope it can help u
Re: how can i figure out the bias voltage for the folded cas
As I have seen the folded cascoded OTA in self-biased structure is sigle ended, but i want differential output,can someone give an example? thx!!!!
how can i figure out the bias voltage for the folded cascode for the vb1 vb2 vb3 vb4,can anyone give the design procedure for folded cascode OTA(note:the output should be differential output)???
the baisc two stage op of gain is lower and need compensation .Folded cascode OTA the gain is hign but consume more power because it needs more bias current
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
