Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am an elementary EE.
When I am reading a standard paper, which section should I pay more attention to? I am now reading to standard of PCI Express, it's so dull and I can't get the key point. Sometimes I even wanted to give up.
cyclone emulator
Here is a block schematic of a TI USB2.0 DSP emulator. Because we don't need CPLD in this design, so the only important thing is to get the right VIP/PID(Perhaps I have got one) to store in the eeprom. And the only question left is that do you think that I can use any company's...
Does an open-drain or open-collector ouput pin can supply Vol if external pullup is not added? ---- have got the answer
One more new question: Do I need to add two pullups to both side of the buffer if I connected a open-drain or open-collector signal to that buffer?
Why? It seems that the divided voltage is very close to the level of the ground or 2.5V power supply. So I think they can connect this net directly to the ground or the power beacuse there is no difference between these two kinds of connection. Hope for further discussion.:?:
Kral:
Could you explain the sentence "Possibly to prevent static charge build-up between the output and gnd, when the chip is not installed. " in detail. I can't catch your meaning.
The pulldown is 1M ohm:|
In some schematics, pins are both pulled up and down. For example, a pin is pulled up via a 4.7k ohm resistor to 2.5V and is also pulled down via a 1m ohm resistor to ground. Could somebody explain this? I was troubled.:cry:
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
