Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Place_opt*(works on physical aspect,{placement, buffer insertion, removal})
Psynopt: Incremental Logic Optimization (like synthesis :works on logic)
Is the above right?
This will help me understand the concept behind these commands, also if i can skip place_opt and run only psynopt or vice-versa.
My confusion is that i think both commands do the same. place_opt : optimizes placement of cells to improve timing, congestion. psynopt : Does incremental optimization of cells to improve timing and congestion. Then what is the difference!!? Is it the way they work? Please help me out on this.
I just have one question in the equation mentioned. I understand the equation for setup given above but what I don't understand is that for hold clock time period should not matter right. According to me the equation for hold should just be
Tc-q + Tcomb > Tskew+ Thold
This is because even in...
Hi i am making a project using VHDL and i wanted to use some low power techniques to optimize my design.
I have used clock gating already.What are the other techniques i can use?
I wanted to implement Multiple Vdd or supply voltages technique.
What are the ways to implement it??
I have heard...
i am doin a project where the sensors send some data to atmega32 through xbee....atmega32 then performs some actions based on it...
I am a newbie to xbee n don understand wireless protocols pretty well
can anyone gimme an example program(will help my understanding) so that i can get started with...
now 1 confusion is that to start the second delay do i have to initialize isr at org 0x08
or its ot needed...i can just clear the timer register and stat over again:|
i only get a high signal...when i checked it using simulator i found that the first delay itself does not end...!!it keep executing the line "here:goto here"...:|
can anyone temme whats the mistake??!
not used to the c dode...asm code please..:|
Added after 35 minutes:
since the user has to provide the 3 time periods of the delays, i have a few hurdles
1)The formula for timer0 to calculate count is 'Td=instruction cycle clock*prescalar*count'...now to calculate count i have to fix...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.