Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

hold check on half cycle paths

Status
Not open for further replies.
I just have one question in the equation mentioned. I understand the equation for setup given above but what I don't understand is that for hold clock time period should not matter right. According to me the equation for hold should just be

Tc-q + Tcomb > Tskew+ Thold
This is because even in single cycle timing clk period is not considered for hold calculation. Is this a special case for half cycle timing?




Thank you for the detailed explanation.



Did you mean the amount of time the data must be stable 'after' the clock ?



I understand that,
launch path = Tc-q + Tcomb
but what is capture path component in the equation ? Is this the skew ? If yes, then here is the final equation. Let me know if they are correct.

Tclk/2 + Tskew >= Tc-q + Tcomb + Tsetup
Tclk/2 + Tc-q + Tcomb >= Thold + Tskew
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top