Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Multiple Voltage Sources or Vdd

Status
Not open for further replies.

vterminater

Junior Member level 1
Joined
Jul 16, 2010
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,413
Hi i am making a project using VHDL and i wanted to use some low power techniques to optimize my design.

I have used clock gating already.What are the other techniques i can use?

I wanted to implement Multiple Vdd or supply voltages technique.

What are the ways to implement it??
I have heard about Common Power format file(CPF) and UPF files.Can anyone tell me how to use these files or tell me if their is a better way to implement Multiple Vdd.

Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top