Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Vincent Girard

  1. V

    HELP ! MODELSIM PE student version license issue

    modelsim student license problem Don't tell me no one have ever had this problem, Come on !
  2. V

    HELP ! MODELSIM PE student version license issue

    modelsim license Hi my friends, I really need your help ! Did someone had the following message from MODELSIM student version. I've just downloaded MODELSIM PE student version from www.model.com What does that mean ? I did nothing special for the license issue. Do I need to add some kind of...
  3. V

    Lab Guidance for PRIMETIME

    Thanks a lot, I am gonna have a look at this. thx anyway,I reallly appreciate it.
  4. V

    Lab Guidance for PRIMETIME

    Hi friends, Can someone share the lab guidance for PrimeTime 1. ( pdf or other ) I am quite new to STA so if you also have some docs for beginners this would be fine. Thanks in advance for your help.
  5. V

    DFT question concerning ATPG

    Hi wizard, Yep ! That's it! The flops are in two different clocks domains ( The path that is captured crosses two clocks domains ) Thx for reply.
  6. V

    DFT question concerning ATPG

    Hi my friend, I'm talking about capture. No matter what happens during shift. The question is how combinational logic is tested when it depends on a flop that can capture data, and propagates to an observation point which is another scan flop ? friendly,
  7. V

    sequential depth in DFT

    what is sequential depth in dft sequential depth needs to be known by ATPG tool, This means the number of capture clock pulses that are allowed during capture for fast sequential ATPG. If your design consists of unscanned logic you can improve your fault coverage by using fast sequential...
  8. V

    DFT question concerning ATPG

    Actually this depends on the clock tree, if the second scan clock edge comes after the first flop capture there will be no issue if a capture is done. But the ATPG tool doesn't have this information, for basic scan ATPG tool everything is supposed to toggle with a zero delay. What do u mean by...
  9. V

    DFT question concerning ATPG

    scan atpg dft Hi guys, I have some questions concerning ATPG process with TetramaX, As you know during ATPG process the tool try to generate patterns using all available scan cells in the design, but let's focus on what is happening during capture : If the data that should be captured by a...
  10. V

    Scan SHIFT speed limitation

    Thank you all for you answers, I'd like to know which kind of testers are you using ? ( LTX, Agilent, VLCT ... others ) Which one do you think allows to have maximum shift frequency?
  11. V

    Static Timing Analysis-need good lab materials for Primetime

    Static Timing Analysis Hi all, I am quite new to Static Timing Analysis. Can someone send some good lab materials or trainings for Primetime. any pdf trainings for newbies welcome. thanks in advance.
  12. V

    Scan SHIFT speed limitation

    That's right, The more you are making flops toggle at the same time the more power you need. But I'm rather talking about timing issues.
  13. V

    Scan SHIFT speed limitation

    scan shift frequency in dft Hi dft guys, I was discussing with some guys, about scan shift speed and I just wanted to have some clues coming from experts just like you all :D The question is : What is limiting the scan shift on tester. From what I know until now, The delay from the primary...
See more

Part and Inventory Search

Back
Top