Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Scan SHIFT speed limitation

Status
Not open for further replies.

Vincent Girard

Newbie level 6
Joined
Feb 26, 2009
Messages
13
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,387
scan shift frequency in dft

Hi dft guys,

I was discussing with some guys, about scan shift speed and I
just wanted to have some clues coming from experts just like you all :D

The question is : What is limiting the scan shift on tester.

From what I know until now, The delay from the primary input ( pads ) to the first
scan flip flop is quite high. for example if this delay is 1ns this will be the maximum shift frequency I can reach, Is that correct ?

Waiting for your reply,

Regards
 

the scan power is also concern for not to running at high frequency.
 

That's right, The more you are making flops toggle at the same time the more power you need.
But I'm rather talking about timing issues.
 

I dont think any other reason. I ran max shift frequency of 125Mhz at the tester.
 

I mainly depends on how fast the tester can generate a clock pulse.
 

Thank you all for you answers,

I'd like to know which kind of testers are you using ?

( LTX, Agilent, VLCT ... others )

Which one do you think allows to have maximum shift frequency?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top