Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
sequential depth needs to be known by ATPG tool,
This means the number of capture clock pulses that are allowed during capture
for fast sequential ATPG.
If your design consists of unscanned logic you can improve your fault coverage
by using fast sequential.
The number of pulses needed is typically four for most designs.
Which tool do you use ( FASTSCAN, TETRAMAX, INTERNAL TOOL...) ?
this also depends on your tool.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
