Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by v_kumar

  1. V

    How to add drill data to footprint

    You have to edit it in the same editor by changing the extension to make visible the *.dra files -If any component footprint is not having drill data check the padstack for that pad.
  2. V

    Missing Drill files in Allegro

    -You have to Generate the NC drill files. -If even it is missing than check the Padstack for that drill.
  3. V

    Copying design in Allegro PCB Editor

    According to my knowledge you cannot simply copy and repeat. - What ever you want to do you have to do it from schematic Why do you want to shown on the PCB *.Brd file instead you can manufacture the quantity you need for small board.
  4. V

    How to convert Cadstar Schematic to PADS ?

    Cadstar to PADS Hello Cyberrat, I cannot see any RINF fime import option in PADS. Thanks
  5. V

    How to convert Cadstar Schematic to PADS ?

    Hi, Can anyone let me know how to convert Cadstar Schematic to PADS. or import Cadstar Netlist to PADS for Layout. Thanks
  6. V

    Pin swapiing on DDR data lanes

    Hello DImaA, It totally depends on the Interfacing technicque you have followed. You cannnot simply swipe the Data lines. You need to cunsult your Hardware Design Engineer to see the Impact on design when you swipe. IF you are using DDR which is interfaced with only one...
  7. V

    Allegro learning curve - what is most painful?

    Hello All, If you know PCB Design flow than you can learn fast. This will require reading the Manuals. The difficult part is Constraint Manager and Allegro-SI Thanks
  8. V

    Regarding t junction while routing

    Hi, Normally we do not use 90 degree in PCB because at that point the trace width changes and because of which Impedace is mismatched which can cause reflections. Similarly if you consider the above fact you do not provide T connection while splitting an we use Y junction. Y is fromed by two...
  9. V

    Copying footprints from a layout to a library

    Is the max file for Orcad Layout tool. Provide more detials about the tool used.
  10. V

    PCB Fabrication Standards for Military Application

    Hello All, 1) Can anyone describe the standards required to be followed by fabricator for PCB's to be used in Military application? 2) What are the type of materials used in these PCBs (Military application) and why? Thank you kumar
  11. V

    Website with PADS tutorials

    PADS Tutorials Hello Pcbman The pads version which i am using is Pads2007. I had problem last time that by mistake i clicked the Increasing Layer mode button and I was not able to go back because when the degin went for verification it was rasised as issue. This board was 14 layer...
  12. V

    BGA Fanout help in Cadstar-11

    Hello All, Can anyone tell me if there is any way to create fanout at footprint level in Cadstar as we can do this in Allegro. This will help us in saving the time for Fanout later in each Layout when we use the same footprint. Thank you
  13. V

    Blind and Buried VIA in PCAD2006

    Hello Bert, 1) Setup--> Padstack properties 2) Select pad type as Via 3) Create new via add name and select the partial field 4) This will enable you to select the start and the end layer for via Than in your design you can add via and change to any via. Thanx Added after 5 minutes...
  14. V

    Website with PADS tutorials

    PADS Tutorials Hello PCBMan, The workaround for decreasing the layers was very good that was really helpful. But i have a concern here if suppose we have by mistake clicked the Maximum number of layers and they have gone from 8 layers to 256layers. Than what will be the workaround to bring...

Part and Inventory Search

Back
Top