Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have trouble simulating PLL phase noise with Simulink. It is not a problem for me to build PLL model in time or s domains from scratch, but I have no idea how to simulate the phase noise (and jitter) in Simulink.
Could you please help me if you know how to do it?
I recently designed a 6-layer PCB using Altium Designer. The board contains multiple sets of drills including through vias, blind vias and buried vias. When I exported the Gerber and NC drill files, I found that the suffix of NC drill files is just txt, tx1, tx2, etc. So here is my question: How...
I am reading the datasheet of ADF4351, and I have a question about its output pins.
The output pins are differential, and I desire a broadband output matching. The recommended method in datasheet(page 27) is using a 50 \[\Omega\] resistor connected between pin RFOUT and power supply. But there...
Hi srv_123
Oh, PA....
I think there is a much more easier way: there are several videos on youtube, like https://www.youtube.com/watch?v=WAingaHfBMs. And below the video display window, there is a link which links to a project file developed by Keysight. I'm pretty sure those videos and files...
Hello srv_123
I assume you are designing a LNA. The quiescent point determines not only the DC current flowing through the transistor but also other performances like noise figure and linearity. I don't think you can get those kinds of information only through a single IV curves plot.
You can...
The ideal transformer is a choice, but it doesn't have any input and output inductance. How to simulate a HF ferrite core transformer in ADS if the input and output inductance need to be included?
Hello all
I'm designing a Class E PA at 13.56MHz. I find that Freescale MRFE6VS25N, which can work from 1.8MHz to 2GHz, is very suitable for my design. https://cache.freescale.com/files/rf_if/doc/data_sheet/MRFE6VS25N.pdf
However, the wide working bandwidth makes a new issue: Will the...
Hello.
I've simulated several rings model in CST using lumped ports which have no reference node. When I import the S-parameters into ADS, I found that all ports are single-end and connect to a reference node, the ground in most cases. However, I really need them not connect to a same reference...
I have encountered a problem when importing pspice model of GaN transistor EPC2015 into ADS. The generated file includes a statement "ADS_SPC_IF" which is said "not defined" in ADS.
How can I solve this?
Can I import it into a net file, other than a schematic file, and then modify it with the...
That's true. That is what I know.
But my problem is to get the far field result which is mainly derived from the EM data. So I'm thinking whether we can get the far field data from co-simulation which can save a lot of time if the board is unchanged.
I guess the answer is negative....
A friend of mine is designing an antenna with lumped elements and diodes mounted. The spice model of the diodes can be found in the internet. In his design, he needs to choose a proper bias to achieve his goal of the gain or bandwidth of the antenna, or something else. I found that the EM...
Well, according to my limited knowledge, cascode is to improve stability by reducing the Miller capacitor, right? Should I have to use a RLC feedback in a cascode amplifier?
I know adding a resistor at the gate of the common-gate stage could improve the stability, I've already done that. That...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
