Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Some times the windows pop up out of the limit of your display. You can try to continuous open up the Move function windows, then you will see the windows go down each time you press "M' and then just go out of your monitor :)
typical capacitance value
Typical value ranging from 50fF to 10pF if you want the cap to process the analog signal. Too small will create the problem of matching and noise, and too large have consump too much area.
If you want some cap that is not for precision signal processing (e.g...
Noise Summary
Do anyone know what's the meaning of "fn" and "id", which is related to the noise of MOSFET (model used: bsim3v3)?
I have thinking that probably "fn" is the flicker noise and "id" is the thermal noise components. But I don't think there is so much flicker noise in the design (it...
One of the main problem using diode load is the gain of the amplfiier will be sensitive to process variations, since Av =gm1/gm2. If a high precision gain is required, the diode load cannot be used.
Re: Hspice simulations
You must have a reset control pin in your clock divider circuit so that all D-flipflops always has the initial states that under your control. Initial condition set by simulators is not trustable in such type of circuits.
Another method is to use some kind of...
Re: SS or FF
You should consider all four cases in your simulations. The worst case corner will be the case that leads to the worst performance of your specs.
Re: Simulate DNL and INL
I suppose you are going to measure the DNL and INL of the ADC / DAC at transistor level. Many of this type of ADC (e.g. clocked pre-amp and latch in flash, SC-MDAC in pipelined ADC) needs clock to do the normal conversion and generate the code. If you don't apply the...
I think it would be not much problems, since although you have more contact, you must have identical contact structure over every small resistors, and they could be well match (the overall resistance has increase, but people usually don't care absolute resistance. Your resistor ratio still not...
pxf spectre example
I think it would be better to explain in the following few points:
1. There must be only one frequency conversion effect done by the combination of PSS+PAC.
2. In PSS, you define your periodic operating frequency fs, which is also your center of the reference sidebands and...
pac spectre
If you needed to use PAC, your circuit must be driven by a large periodic stimuli (e.g. clock in SC circuit or LO in mixer), and your circuit must work under the influence of such periodic stimuli. That's is why you cannot use normal AC analysis, since your circuit does not work...
Can you discuss more on how reliable should be, or how you can measure if the device give reliable current? Since larger unit devices will always produce more reliable current, but we always preferred smaller unit devices in terms of matching? Is there some explicit limit on the choice of unit...
Re: Harmonics
Yes, I agree nonlinearity will appear also in low-level signal, but I do not agree nonlinearity will appear in small-signal. Your concept and theory is correct, but you just using a "wrong definition" and "wrong word phase" to describe your theory. "small-signal" does not really...
Suppose in your second stage you have NMOS common-source amp and PMOS current source load. Then your second stage biasing current is mainly controlled by the PMOS current source, and actually Vgs of the NMOS is determined by this current. However if the opamp is used as a feedback amplifier, the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
