Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
be more specific on Jtag timing are u trying to run an external JTAG chain ?
are you trying to initiate a JTAG scan internally?
first one need a esternal JTAg controller in which you can set appropriate frrequency in the range 100Hz to all the way up to 2M provide you interconnect system has...
you guys miss the whole point, no need to discharge the esd to ground in portable devices, however you can still provide massive esd dissipation plane, other genral method is to provide zig zag pcb traces to the edge of pcb to negative ground potential, refer esd protection devices as well...
Is there any document or info i can get on testing on board crystal oscilator performance?
say drift, aging, drift, driving current, voltage etc
please let me know
horrizontal timing restriction should be a factor sync compensation you implemented. My quick thought would be greater limit will have instability in gamma correction factors...not the last word here
which is the best one?
Any idea of the Pros and Cons of differential line speaker audio amplifier?
what if if we short the negative line to ground and drive only positive line with single ended amplifier?
RG
Synq
composite to rgb
help required urgently to convert composite to RGB signals.using cpld or fpga.
Any core available or info which i can read about it.?
Thanks and much appreciated
negative holdtime check in sdf
From my little ignorance..You can't say negative holdtime is a insuffecient parameter but it still have good use like allowing to change the state for a further instance even after a clock edge..like so..but the fact the verilog compilers in especially big guns...
fanout
you can limit the fanout from any net or output port or any register output by fairly using attributes in your vhdl or verilog file. Take for example in synplicity:
It would be
attribute syn_maxfan of [name of net or port]: signal is [fanout number say 10];
word of caution here...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
