Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by surianova

  1. S

    Use of buffer at the output of amplifier

    buffer will provide impedance of 1/gm and in parallel with the load, RL. The gain of the buffer is gm(1/gm// RL). In order to get gain =1, the output impedance of the buffer which is 1/gm must be 10 times smaller than RL. So, small smaller RL, you need even smaller 1/gm. Gm need to increase to...
  2. S

    Use of buffer at the output of amplifier

    hi Buffer will isolate the output loading from your circuit. The loading can be resistive or capacitive loading. Buffer provide high impedance at the input and low impedance at the output. The maximum gain of the buffer is 1.
  3. S

    impedance matching for the mixer output buffer

    if the buffer is going to connect to VNA or spectrum analyzer that has internal impedance of 50 ohm, should i match the output impedance of the buffer with 50 ohm to the spectrum analyzer with operating frequency of 3 MHz? Thanks
  4. S

    impedance matching for the mixer output buffer

    I have a question regarding the mixer. Currently, i design a mixer and going to tape out soon. My mixer is operated at 2.4 GHz and output frequency is 3 MHz and i need connect the mixer to a buffer for measurement purpose. Do i need a 50 ohm impedance matching for the output buffer? Because as...
  5. S

    Assura QRC layout or Calibre PEX extraction tool

    hi all Assura QRC layout or Calibre PEX extraction tool is better ? What is the advantage and disadvantage? Thanks
  6. S

    ayout parasitic extraction (LPE) simulation

    Layout parasitic extraction (LPE) simulation hi all When I run layout parasitic extraction (LPE) simulation, is the substrate noise coupling is included or is model in the simulation?
  7. S

    vdd and Gnd pad arrangement in the layout. How to do ut

    vdd and Gnd pad arrangement in the layout. How to do it? hi i have a lot of vdd and gnd in my chip. How should i arrange it in the layout?
  8. S

    current reused technique

    dear all i have 2 circuit or blocks cascoded together from a power suppy VDD. Block A operate at 1 GHz and block B operate at 1 MHZ. I appy the current reused technique. Both blocks are separated by an inductor to block the ac current but pass the DC current. My question is both blocks operate...
  9. S

    Five questions about RF mixers

    dear all i have some questions about RF mixer. 1. We can find the conversion gain for mixer by using a. voltage gain b. power gain c. S21 parameter ( forward gain versus frequency) Actually what is the differrence from these three gain? 2. To find linearity of the mixer, normally we...
  10. S

    measurements of the Rout Op-Amp

    Re: Rout Op-Amp put AC current source from output to ground or Iac=1,and run AC analysis. and plot voltage across frequency. Your voltage is your output impedance. R=V/I and I=1, then R=V.
  11. S

    Output stage for op-amp without loading effect

    Re: Output stage for op-amp if the load is resistive load, u must use source follower with the gain=1 if the load is capacitive load, u can use common source amplifier.
  12. S

    ADC for wireless application

    thank you for your information, normally what is the specification ADC need to look into for wireless application. For i know are as below: 1. Input frequency 2. Resolution ( number of bits) 3. Sampling rate. 4. Power dissipation. what else i need to look into about the specification? thank you
  13. S

    ADC for wireless application

    thank you.. How about ADC for Wimax? they use delta sigma ADC or pipeline ADC? thanks
  14. S

    ADC for wireless application

    hi all i plan to do PhD and the topic is 'low power pipeline ADC for wireless application'. What do you all think and any opinion about this topic?
  15. S

    How to deal with the layout of a circuit with large current?

    Re: How to deal with the layout of a circuit with large curr hi high current circuit , that mean more heat will be generated. don't place the circuit that sensitive to heat near to high current circuit like bandgap.

Part and Inventory Search

Back
Top