Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i have designed differential ring oscillator using replica bias load
my specifications are differential swing 0.4v ,ISS=200uA vdd=1.8v load resistance =2k
Technology used 180nm UMC
i used four stage ring vco.my problem is when sweep a control voltage i am getting linear chracterisitics in...
my level shifter stage requires constant swing. actually i used current mode logic (cml) to design the divider(1/8) .So cml logic requires minimum swing of 0.4v.
i have designed cross coupled cmos lc_vco with free running frequency of 2.7G
and my bias current is 1mA.here i used to accumulation mode varactors to get tuning.after i performed pss analysis on vco it showing vco swing is varies over frequency range.
please help me in this regard.
Here i...
Hi
i designed charge pump by using switch at drain topology...and i also connected loop filter to charge pump
charge pump specifications are i=75u
loop filter specifications r=5.4k
c1=4pf c4 =0.4pf
here i attached the schematic and waveforms.....
when...
thanks for reply...
To do mismatch analysis which one i have to use it means whether ADE L or ADEXL
could u give detailedsteps to do mismatch analysis in ADE
hi
I am doing my course project on clock and data recovery. In that in phase aquisition loop phase detector is implemented by current mode logic.The problem is when i gave phase detector error output signal to v-i converter(Differential amplifier is one of stage used for voltage to cuurent...
thanks for reply should i include mc model file for to do dcmatch analysis...
Here i am attaching the snapshot of mc files which are in my foundry library. could you suggest in which i have to include variations..
thanks for reply..
i have done the procedure what ever you told ..but after i got struck at which option i have to choose to get vco curve
here i am attached analysis window
- - - Updated - - -
attached image
I designed folded cascode opamp for gain of 57db and UGB 16Mhz.i want to to do dcmatch analysis for folded cascode op-amp.when i am doing dcmismatch analysis in spectre it is asking threshold value.I don't know how much value to give .i am using UMC 180nm technology in that i don't know how...
solved: how to plot vco frquency with variation of control voltage
i designed cross coupled lc-vco with center frequency of 2.7 Ghz. i want to know how vco frequency varies with control voltage .for that which analysis i have to do..
please help...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.