Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
I have run into a placer error when running block memory generator IPs in verilog, as I have too many ROM blocks for the nexys 4 DDR board. I would like to keep all my ROMs and therefore, was wondering if there are any tutorials anyone could guide me to for this? I have not been able to...
I understand, so the code should be
always@(posedge clk)
begin
if(clk_div == 833334) begin
clk_div <= 20'd0;
game_clk <= !game_clk;
game_clk_enable <= 1;
end
else
begin
clk_div <= clk_div + 1...
Hello @ads-ee, thank you for your response. So currently game clock is made like this:
always@(posedge clk)
begin
if(clk_div == 100000000/120) begin
clk_div <= 20'd0;
game_clk <= !game_clk;
end
else
begin
clk_div <=...
I think I have narrowed the issue down now, but I still don't know how to fix it. Bascially, this code for the if statements is being updated at the positive edge of the pixel clock which is 106.47 MHz for me right now. So the currentX and currentY registers are updated using pixclk. However...
I am very new to FPGA programming in vivado (Verilog), and I am trying to make a simple game. The game has a player traverse through a labyrinth and therefore when the player collides with the walls in the labyrinth the player must stop. I tried the brute force method of hard coding every single...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
