Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by snowfall

  1. S

    Hyperterminal with ADSL modem

    Yes, absolutely! One important thing to remember is that for this to work you must have one end acts as CPE (client - which is the end customer unit that you're using now) and another end acts as CO (Central Office - which the service provider uses). The ADSL/2/2+ splits the entire 2+ MHz...
  2. S

    Looking for information about EPON

    Re: EPON Yes! I am interested in APON, BPON, EPON, and in particular GPON. What do have to offer? Cheers, -s
  3. S

    Opinions on BS topic: ATM Switch with FPGA technology

    Re: ATM Switch with FPGA First you need to have a fundamental ATM technology, network switch technology, queuing/scheduling algorithms, and some basic system knowledges to tie all these pieces together. The fundamental of ATM is that it operating quanta is 53 bytes cell where the first 5...
  4. S

    Implementing VoIP using VHDL code

    project graduation voip Are you trying to convert from IP to ATM network? U need to describe the scope of your project more clearly - VoIP to mobile connection? It may be too broad for a graduation project. Cheers, -s
  5. S

    data link layer design

    I am assuming you're referring to Ethernet MAC. If this is so, then follow the link here for the RTL code and spec on the 10/100 Ethernet MAC implementation: **broken link removed**. Hope this helps, -s
  6. S

    How to reduce the frequency of a FIR filter using VHDL?

    vhdl fir filter Decimating by a factor of 2, simply, means you only have to take half the input samples. It's up to you to take either even/odd only samples. Cheers, -s
  7. S

    Data transfer to FPGA from computer through serial port.

    Check out the UART open core at the link here: **broken link removed**. You can adapt it to your application. Cheers, -s
  8. S

    setting baudrate for vhdl code of uart

    vhdl uart Here's the link to get the simple UART VHDL code and spec: https://www.opencores.org/cvsweb.shtml/miniuart/. Hope it helps, -s
  9. S

    Explanation of Gigabit Passive Optical Networks

    Re: gpon GPON=Gigabit Passive Optical Networks. This is a newer generation of the PON based networks standard which is capable of up to 2.4Gbps/2.4Gbps in upstream and downstream direction. Checkout the book by Cedric Lam "Passsive Optical Networks - Principles and Practice". Cheers, -s
  10. S

    How to convert Verilog code to block diagram or schematics?

    Re: verilog to schematic You can use Synplicity tool (Synplify/pro) as an RTL sythesis engine and/or RTL viewer in structural and gate level schematic. Agreed with FvM that you'd better off learning the in and out of the RTL language iso the schematic version. Cheers, -s
  11. S

    why does MTNL call its broadband service a Triband?

    Re: MTNL TRIBAND???? => Voice => Data => and Video ;-) -s
  12. S

    How to design a 4th order band pass filter?

    Re: band pass filter First let start with the fundamental, i.e., the actual bandpass filter requirement such transition band (f1, f2) cutoff frequencies, passband ripples, phase linearity, etc... From there you will be able to come to a set of poles/zeros and the filter characteristic (such as...
  13. S

    the best analog filter design book

    Agreed that both Design of Analog Filters By-Rolf Schaumann and Mac E.Van Valkenburg and Deliyannis's books are best for undergraduate study if you need/must know the fundamental on how derive the poles/zeros of the filter transfer functions and then use them to derive the actual circuit...
  14. S

    anyone could help ??the osc4 outputs is z in xilinix 2,3,4.1

    Re: anyone could help ??the osc4 outputs is z in xilinix 2,3 Are u saying you don't have any reset signal come into the chip? This is the reset that I am talking about and you need to create a reset pulse on this signal to reset the entire chip so that all states go to default (logic 0/1). The...
  15. S

    the best analog filter design book

    Not sure this one is the best but it's fairly good: 'Practical Analog and Digital Filter Design', Les Thede 2004, published by Artech House, Inc. Give it a try. Cheers, -s

Part and Inventory Search

Back
Top