Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Semiconductor industry is facing lot of challenges. Profitability is the main concern. Five years from now there will not be any AMD. I am not against AMD. TI, AMD,NXP,ST,Freescale etc all these companies design great chips but make very less money, infact most of them loss making. As we moved...
Re: Multicycle path
all static timing analysis tools assumes by default the flop to flop data transfer takes one clock cycle. u need explictly mention as mcp if it takes more than one clock cycle.
Re: Instance and cell
cells are basic logic gates. Example. Say you have an inverter with drive strength 1X. You may be having thousands, lakhs of 1X inverters in your design. How will you differentiate them?. By naming it individually called instance names.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
