Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
1. Track are nothing but routing grids
2. P & R tools will use these tracks for routing.........standard cells are coming in diffrents tracks like 7 track 9 track 12 track.
7 tracks means we have 7 tracks available for routing.
3. If u increase the track ur cells will be faster but...
Hi .......
In file menu there is a option where you can get import and export if you want to covert your tdb file into GDSII just export your file in to GDS and for converting GDS into tdb you can import you file in to tdb.
thanks
Re: Layout of standard Cell
Hi All.........
Thankyou very much for the reply........?
I have to develope a standard cell library and i dont hv much experience so i need help from you people.
suppose i hv to design a Layout of flip-flop cell so what are the things which i 'll hv to keep in mind...
Hi Anjali........
Thankyou very much for the reply...........
but i hv a little doubt i think we used buffer and inverter insertion technique for setup time optimazation not for hold time .....plz make it clear to me..........
and i also want to know that how software will optimize setup time...
hi all...........
can any body tell me that how can i optimize setup and hold time violation in my layout. plz describe me in detail.
thankyou
regard
shadab
Re: Layout of standard Cell
Thnak you very much for the reply....
what i understand is that we can minimize delay by minimizing area ,and power consumption by reducecing supply voltage and load capacitance. But the most important optimization is still not done ..........timing plz tell me how...
why we keep height fixed in standard cell
hi....................
can any body tell me that how can i improve the area power and delay of standard cell like flip flops and latches. and what iss the responsebilities of standard cell library development engineer.
plz help me
layout of standard cell
hi....................
can any body tell me that how can i improve the area power and delay of standard cell like flip flops and latches. and what iss the responsebilities of standard cell library development engineer.
plz help me
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
