Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to improve the area power and delay of standard cell?

Status
Not open for further replies.
S

Sahil

Newbie level 5
Joined
Nov 23, 2005
Messages
8
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,360
layout of standard cell

hi....................
can any body tell me that how can i improve the area power and delay of standard cell like flip flops and latches. and what iss the responsebilities of standard cell library development engineer.
plz help me
 

Re: layout of standard cell

USe layout improvement technique...like

transistor matching

common centroid method


Simple method...just scale the device
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top