Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have a design that contains redundant structures and I do not want synopsys DC to optimize my design logic away, but the tool remove the circuits by default.
How can I ask DC not to remove my logic? Also how to reduce the optimization effort? (I have very relaxed requirements for other...
I have a SPICE netlist which prints out the voltage of a node. I simulate this SPICE netlist using HSPICE. The .lis file generated by HSPICE gives me the values of this node with a constant sampling rate.
For example, I simulate from 0ns to 10ns. HSPICE prints out the voltage of the node every...
Hi all,
How do I write equivalent verilog code for the below VHDL code? I show my verilog code behind the VHDL code. The verilog code does compile, but aux is invalid during the entire simulation.
VHDL: (classic_multiplier_parameters.vhd defines m = 8)
library ieee;
use...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
