Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Rohbinhoodie

  1. R

    Differential Amplifier Current Source

    I have a question. I know Iss as a Current Source is only for ideal situation bcus it has infinite impedance so infinite CMRR value. and if I use NMOS as a Current Source, it has a finite impedance so would have less CMRR value. Are there any other features like advantages, disadvantages when I...
  2. R

    Single Stage Differential Amplifier AC, Tran graph

    Okay so, I could set all the mosfets Saturation and get 29dB voltage gain in tran analysis. But I have some questions. 1. AC(left one) and tran(right one) analysis in this circuit, they have different voltage gain. In Tran Analysis I could get 29dB voltage gain(Upper ones are output nodes...
  3. R

    Single Stage Differential Amplifier circuit Design

    Thank you for answering. I have a question. Do I have to set Iss 0.2mA?? if I do, what's the reason?
  4. R

    Single Stage Differential Amplifier circuit Design

    Hello guys. I would like to get more than 15dB in this circuit. I set M3, M4, M5 as the same width and control M1, M2 width and Iss bias current. I set the length all the same as 0.18um. Am I doing in the right way? or can you tell me how to start with? I use Hspice program Mosfet model is TSMC...
  5. R

    Cascode current mirror circuit design

    Thank you so much. sorry since I'm a student and I have no experience of designing circuit so I have a lot of questions. Is there any tips setting the bias voltage, Vbiasp and Vbiasn?
  6. R

    Cascode current mirror circuit design

    Thank you for answering. I have one more question. Is it okay to have different width in cascode? I mean like for example, different width of NMOS M2 : L=0.18u W=50u // M3 : L=0.18u W=100u
  7. R

    Cascode current mirror circuit design

    ahh sorry it was 0.18um. is there any specific reason that I have to set widths of Mref, M1, M2 / M5, M6 equal?
  8. R

    Cascode current mirror circuit design

    I want to make this circuit having more than 30dB voltage gain by controlling Length and width of the mosfets and biasing Vgs. But literally I have no idea how to start with this. Can you guys pls give me some useful tips? +the mosfet is TSMC 180nm level 49. +Vdd is 2.5v +1.8um < L < 5um +...

Part and Inventory Search

Back
Top