Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Rezaa

  1. R

    existence of glitches on analog output after conversion of digital output of ADC

    My biggest issue is in taking FFT.. I'm trying to take a FFT for a week but not succeed. Taking FFT of this ADC is critical for me. I used so many ways, codes and toolbox. About those glitches, they also does exist in my bits. based on my observations it is caaused by "digital error correction...
  2. R

    existence of glitches on analog output after conversion of digital output of ADC

    Hello guys, I've imported digital output of a pipeline ADC, designed and simulated in hspice to Matlab, then I've converted it to an analog variable. Have anyone experienced such glitches in this case? Any chance to have a clean output analog waveform?
  3. R

    Performance Analysis Of A Designed ADC

    Thanks @SunnySkyguy, It was impressive, and it is, when such a long joyful journey even when nothing is not obtained, after one sunrise will reach to the true results. I'll work on, finally sharing what I've done.
  4. R

    Performance Analysis Of A Designed ADC

    Hi, dear I'll involve these points and I'm appreciated. Of course, input voltage range, sampling frequency and... are defined by me and design of the parts were base on such parameters. The situation is about someone that's finishing something for first time, the project is my M.S thesis and my...
  5. R

    Performance Analysis Of A Designed ADC

    Obviously I need FFT to estimate SFDR, SNR and ENOB consequently.
  6. R

    Performance Analysis Of A Designed ADC

    Hi dear Klaus, Thank you, I'm confused about where to consider as the nodes to take the FFT analysis without DAC! That's why I've tried to use a DAC to make digital output to a known Vout to be able to take FFT, it was a wrong way Applying input source like what you said and taking FFT from where..
  7. R

    Performance Analysis Of A Designed ADC

    So, How without DAC? I've digital codes on output, Where and how I should apply a FFT test? would you please describe some trend?
  8. R

    Performance Analysis Of A Designed ADC

    What about FFT test? Is it a good way to convert digital output code to analog using DAC to test, Can I take a FFT test for my ADC digital output code without using DAC?
  9. R

    Simple DAC for a designed ADC to test it's output codes (12-bits)

    As what @crutschow refereed it's available to rebuild waveform using output codes of ADC by Computer too (MATLAB) and it is important to take a FFT test for me, of note, I've simulated my ADC by HSPICE, so: If I want to change my mind, and rebuild it inside MATLAB and take FFT of it, how can I...
  10. R

    Simple DAC for a designed ADC to test it's output codes (12-bits)

    Hi, thanks Tony and thank you too Klaus, I've assumed that it's a "simple" way as the "first basic check" that ADC conversion process is "at least working true" without any error concern. Of course it's not necessary and I would be appreciate if you have a more general guide about testing...
  11. R

    Simple DAC for a designed ADC to test it's output codes (12-bits)

    I just need any simple DAC even ideal one, to test digital output code of my designed ADC (12-bit), would you please suggest something suitable?
  12. R

    Performance Analysis Of A Designed ADC

    I've designed a pipeline ADC (12-bit). How to take performance analysis such DNL, INL and SFDR analysis (using MATLAB commonly or any other)?
  13. R

    [SOLVED] Issues Of 1.5-bit Stage Design

    I've solved my problem here and I just sharing it now, I've worked on switches, all switches must be CMOS switch or BS switch (working on 90nm tech). Good Luck.
  14. R

    [SOLVED] Issues Of 1.5-bit Stage Design

    in the continue.. I have an issue in the design of MDAC OTA is good enough for my requirements,it has more than 110 dB gain and 500MHz UGB (CMFB ADDED) I've used an flip around S/H before first stage at the beginning, I've used BS switch (well designed) to charge Sampling and Feedback capacitors...

Part and Inventory Search

Back
Top