Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Your Matlab simulation is probably faithfully passing the
time-skews of the digital outputs (bit-to-bit, LH to HL)
making there be transient, not-real-code states between
the states. You can filter the output and watch the
glitch energy be "soaked up" by capacitance, you can
register the codes with an ideal register that provides
ideal edge synchrony before the DAC module, etc.
You could resample the DAC analog output away from
input switching edges.
But every real ADC has such edge alignment skews
and every real DAC has glitch energy. A clean analog
waveform rarely exists in real life, less so the closer
you look (and sometimes the act of observing musses
things up, itself).
My biggest issue is in taking FFT.. I'm trying to take a FFT for a week but not succeed. Taking FFT of this ADC is critical for me. I used so many ways, codes and toolbox.
About those glitches, they also does exist in my bits. based on my observations it is caaused by "digital error correction circuit" consisting full-adders, due to the delay of Carry produced to next adder.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.