Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by RC13

  1. R

    Looking for materials on IC design for automotive industry

    IC design for automotive mainly for sensor, such as pressure sensor ASIC etc.
  2. R

    Need Matlab or ADS file for RF frontend design of GPS system

    GPS system design any Matlab or ADS file for RF front-end design of GPS system?
  3. R

    compare Spectre RF and ADS

    compare Spectre RF and @DS i have experience in using both software for commercial product for Rf, below 20GHz, but above 2GHz. my experience is that don't use spectre, it is totally useless, it is only toys. i trust only hpads.
  4. R

    How the MOSFET threshold voltage varies with corner cases?

    Re: corner analysis of Vth -don't expect level shifter to have absolute shifting -you haven't choosen the right sizing of your level shifter.
  5. R

    [HSPICE] from schematic to netlist

    micromagic sue for windows to be fully compatible with hspice, most of the spice version of schematic editor will do, but i recommend PSPICE. you can find freeware schematic also, but make sure they are spice compatible, and the netlist is editable.
  6. R

    Mix Analog and Digital design verification??

    c@dence spectre/-S, can do this job, but no good in speed
  7. R

    verilog-a, how to simulate?

    if you are using C@dence, you can simulate the verilog-a block with spectre/-S, just like all other circuits.
  8. R

    verilog-a, how to simulate?

    if you are using C@dence, you can simulate the verilog-a block with spectre/-S, just like all other circuits.
  9. R

    EEPROM circuit design?

    eeprom circuit i need to design a EEPROM circuit, these include: 1. control logic (read, write, etc); 2. charge pump to write; 3. interface circuit with other digital/analog part; etc..., got not yet have solid idea what i actually need. does any book describe this in detail, prefer can just...
  10. R

    Why there are different TSMC rules for metal widths ?

    DRC Rule Question m2-m5 has to be wider as are build after the first CMP, while m1 is not, thus for higher yield m2-m5 is made wider. m6 normally is for current RFIC requirement. if only digital circuit, only m1-m4 is used for synthesis routing (m6 opt out for cost reason), m5 is then used to...
  11. R

    Regarding Flash/Pipeline ADC Design

    digital priciple and system design start with flash first, maybe 4-bits, you need only resistor string, comparator, digital decision circuit. pipeline is far complecated. or, maybe you can start with ideal components simulation, "CMOS Design, Simulation and Layout"
  12. R

    What is matching report ?

    is it the charactrization report for matcing, from foundary? if it is, it consists of Pelgrom's matching coefficient for the devices.
  13. R

    Why there are different TSMC rules for metal widths ?

    DRC Rule Question for tsms or others foundry, metal width is decided by reliablity actually (resistivity, electrical etc. is fixed once the material is choosen), normally ten years for interconnect is required. m1, m2-m5, m6 has different thckness, thus, different width is required. this is...
  14. R

    How to start designing a low jitter monolithic PLL in CMOS?

    Re: pll design could you pleased state your frequency range and how low your jitter? for what application?
  15. R

    chopper stabilized amplifier design

    in this paper, there have a lot of very good cited references www.eecg.toronto.edu/~kphang/ papers/2001/ying_chopper.doc

Part and Inventory Search

Back
Top