Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by ravet

  1. R

    What frequencies are PLL spurs located at?

    Re: PLL Spurs The meaning of spurs in PLL that a non-desired frequency content not related to the frequency of oscillation and its harmonics ,
  2. R

    Ring Oscillator using SCL ?

    set your initial conditions such that there is a voltage difference between the pos and neg terminals
  3. R

    want to choose PhD topic, need suggestions

    i think this returns to your interests, but a hot topic you may regard ; injection locking applications like injection locking dividers,
  4. R

    suggest a book for digital electronics

    best book digital electronic mano books very good
  5. R

    Unwanted Spikes at the result signal???

    sorry the snapshots too small to see :), i cant make them full size , if you can upload larger version , it will be better
  6. R

    How to do a Monte-Carlo analysis in Spectre?

    Re: Monte-Carlo analysis you must have the models of monto-carlo associated with the PDK
  7. R

    is mentor-carlo analysis neccessary?

    mismatch analysis and corner analysis you mean monto-carlo, in ordinary corners, you assumed that all nmos will be fast or slow at the same time, and this is approx. true if they are close enough to each other, but as they becomes far and far, you may find that one is fast and other is true ...
  8. R

    Unwanted Spikes at the result signal???

    i dont know where the spikes appear , you can upload snapshot to clarify , but you may have two kinds of spike: 1- as output is zero except in one combination only, so spikes appear superimposed on the zero level, this cause of the rise & fall time of the two signals, you may notice that this...
  9. R

    wideband limiting amplifier

    search net about cherry hopper amplifier, it will be explained in razavi in integrated circuits for optical communications, razavi published things about wideband amplifiers
  10. R

    current mirror problem

    as i see, you want to mirror by ratio 40 times , so as mentioned above, reference noise will be multiplied by the same ratio !! , increasing the size decreases the flicker noise of the devices & also the current source becomes better as its output resistance increases ( when you increase the...
  11. R

    When to use a 50% Duty Cycle in electronic applications

    Re: 50% duty cycle depending on the application ; you can judge if certain duty cycle can make a problem or not, but generally , very low duty cycle means you didnt benefit from the low frequency you operate at, for example , if you make a divider in a PLL, this divider output will be an input...
  12. R

    Looking for book about integrated circuits

    Re: electronics fundamentals razavi
  13. R

    Does analog(or mixed mode) ic designer need script language?

    Re: Does analog(or mixed mode) ic designer need script langu Perl very usefull , specially if you use mentor tools, ocean very usefull for cadence tools, knowing skill language good but not important,
  14. R

    PLL design question (value of Icp??)

    trade off between area and noise; larger Icp means larger loop filter cap, smaller Icp means larger noise, also , its value affects the loop gain and so affects poles & zeros positions, you might want a certain pole at certain postion for spur attenuation , i think Icp may have values between 1...
  15. R

    MULTI-MODULUS DIVIDER

    multi modulus divider Thanks khouly, but i do know the PLL`s and that stuff, i just want a detailed explaination for the multi-modulus divider as a system functionality,

Part and Inventory Search

Back
Top