Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello friends
In order to obtain the dynamic characteristics of the R-2R converter, I used the test bench circuit shown in the figure below.
I have three questions
1-In order for harmonics of the input sine wave to occur in the output, should the S transistor switches be used to apply...
Is it necessary to activate the TRANSIENT NOISE option for TRANSIENT ANALYSIS and then running SPECTRUM?
The digital-to-analog converter circuit is of r-2r current based on MOSFET transistor.
Transistors m2 and m3 act as switches that transfer the current according to the input digital code...
Since the harmonic is always a multiple of the fundamental frequency
When we increase the input frequency The harmonic exceeds the Nyquist frequency (FS/2) and thus cause a reduction of power distortion
And as a result, it reduces sinad and ENOB
In most PAPER, the ENOB diagram is drawn in...
Shouldn't increasing the input frequency decrease sinad and thus enob?
according to the relationship:
ENOB = (SINAD - 1.763)/6.02
SINAD is the ratio of total signal power to the noise-plus-distortion power. It is calculated using the following
algorithm:
SINAD=10 log (S/N+D)
Does the denominator...
i designed an Eight-bit digital-to-analog converter based on MOSFET
In order to check the dynamic performance of the converter, I have used the following circuit
The characteristics of the converter are as follows:
Fin=2.451171875000000e+06 (input frequency)
Fs=10M (sample frequency)
N=1024...
The following figure shows a class amplifier.
If ه want to use this amplifier as a buffer, how much should we design the output resistance of the amplifier?(R11 II R10)
How much quiescent current (i11 &i12) should we design the flow?
Assume the circuit specifications are as follows
UGB:100Mhz...
1650581778
a way to remove the spike (cuase clock-feedthrough charge) from Previous stage
Previous stage has small capacitance(cgs) because of this so it is affected by the capacitive coupling
I designed a circuit and I want to sample a voltage at a node(vgs) Corresponding to the previous stage in the period of the time and keep it for a short time
when I use the complementary switch with dummy due to clock-feedthrough it creates spike in transition clock in the previous stage and i...
I work with Cadence software Is there a way in Cadence software to do this?
1650557094
do i have to add top area of the glitches waveform with bottom or subtract them
1650557165
What do you mean by DSO?
as we know This glitch-impulse quantity is equal to the area under the curve and the units of glitch is nano-volts-seconds.
Single-lobe glitch-impulses are a consequence of the DAC internal switches being out of sync.
double lobe glitch-impulse are a consequence of parasitic switch...
So what the CADENCE specifies as the length and width range of the transistor is from the part:
ADE/resualt/print/model parameter :
Wmax=10u Wmin=1.2u Lmax=350nm Lmin=130nm
The range that the manufacturer has the ability to build And outside this range the SPECTRE model is still properly simulated
The length and width range specified for the transistor is as follows:
ADE/resualt/print/model parameter :
Wmax=10u Wmin=1.2u Lmax=350nm Lmin=130nm
I designed a simple circuit with a common source transistor And I put the length and width values out of range as follows
W=1u L=.5u
The...
The frequency of the circuit that I am working on it is DAC F=10Mhz and 20Mhz, LOW VOLTAGE=1V, LOW POWER.
The library model I have is 130 nm with different types of MOS transistors like
(
1-nmos1v,nmos2v,nmos3v => Standard Vt ,
2-nmos1vhvt => High Vt,..,..,
3-nmos1vlvt => Low...
Thank you I really appreciate your help.
I will definitely do this analysis and adjust the overhead voltage if necessary
I had another question
The frequency of the circuit that I am working on it is between 10Mhz and 20Mhz.
The library model I have is 130 nm with different types of MOS...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
