Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have verified the circuit again. I found out that it is a problem with DC. I have set the gate voltages for both the class AB and C amplifiers below the cutoff voltage and then turned on the drain bias voltage for both the amplifiers. Then I increased the drain bias voltage for both the...
Yes, I have checked the stability for DC - 3fo range where fo is the design frequency and it is unconditionally stable. In my circuit, two amplifiers are parallel connected in a Doherty manner. These amplifiers were designed separately and then combined using a load combiner. Therefore if I try...
Yes. That's true. We can verify the reflections at different nodes in simulation but how do we measure that when the circuit is fabricated? Without giving bias voltages we cannot measure the terminal S parameters. In my circuit, I haven't used any inductors but I have capacitors from ATC 600S...
Yes, I have biased the class AB at -2.73V and class C at -4.5V. Drain voltages were kept at 28V. I have also verified the oscillation condition in simulation which is showing absolutely fine. But how can I verify that in measurement for which the class AB amplifier is getting damaged?
Yes, I have done exactly the same procedure as you have mentioned. I think I could not clearly mention the exact problem that I'm facing while measuring the DPA. I have designed a single class AB driver amplifier with the same transistor and it is working fine. While connecting the two...
I have come across a problem while measuring a Doherty power amplifier, designed with CGH40010F transistors. I have biased the transistors and checked them properly before moving towards the RF analysis. The RF analysis was having a problem as it was not showing the desired gain. After that...
Hi everyone,
I have a doubt about designing a 3-way power splitter for a 3-stage Doherty power amplifier. As the 3-stage Doherty amplifier turns on the auxiliary amplifiers sequentially the large-signal input impedance changes with input power. Is it necessary to take the...
Hello everyone,
I am using a varactor diode SMV1249-079LF from Skyworks in a tunable power amplifier application. I am having a convergence error in harmonic balance simulation in ADS while importing the spice model of the same diode. After following the warnings to...
Hello everyone, I have designed a class C PA using GaN HEMT. I have set the bias point below the cut-off and also done the load-pull analysis and designed the matching networks according to that. I want to calculate the conduction angle. I am using ADS 2017. If anyone can tell me the procedure...
I am sharing the archive file of my project. Please have a look and tell me where I am going wrong. (Extracting the .rar file you will find the archived .7zads file of the project.)
The transistor has a maximum input power level of 30 dBm and it has its OP1dB point as 29 dBm. So I have driven this transistor to its maximum limit but it is showing negative gain and negative PAE. That's why I was thinking that the the harmonic load terminations were not properly made. I have...
Hi everyone,
I am working on power amplifiers and I am using ATF 50189-BLK transistor from Avago Technologies. I am having some issues with this transistor while designing class C power amplifier. I am using the ADS 2017 design tool for the design. I have launched the Load Pull...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
