Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
can u please eloborate on this. wat was the warning u received and at wat stage in fix cell. if possible can u paste the error message. wat type of cells are illegally placed. please use " query location cell $cell" and check if it is fixed. if so change it to floating using force...
Hi ,
Endcap cells are inserted to fullfill well tie off specifications for the cell rows. Endcaps dont have signal connectivity. They only have connectivity to power and ground distribution in the design. Endcaps have a fixed attribute and cannot be moved by optimization steps. Endcaps are...
Hi all
I need to design a 90nm 6Transistor SRAM. For 90nm Technology 6Transistor SRAM design can u please provide the values for the following parameters.
VTH(n), VTH(p), VDD, µn and µp
Thanks
hi all,
Just to be prepared before starting a project, Wat are common situations in which we need to use awk scripting while doing Physical Design.
Thanks
Hi ,
i came across the following pad in a pad lef. its class is mentioned as block. wat do we infer from this. only two cells have class as block and the remain have thier class as pad.
MACRO PADIZ40
CLASS BLOCK ;
FOREIGN PADIZ40 17.000 0.000 ;
ORIGIN -17.000 0.000 ...
Clock Tree Synthesis
Hi,
In order to gain expertise in CTS wat are the topics to be covered. Can anyone list out the topics and the available materials.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
