Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I have a simulink model design of three cascade interpolator FIR filtering with samples times respectively 128 kHz, 512 kHz and 8.192 MHz generated by a Digital PLL that clocked the filtering process. Please can any one help me how can i connect the filtering process with digital PLL in...
Hi all;
Can any one please tell me why can not find the implementation for block Counter of Frequency Divider1 ??? and what can i do ???
thanks a lot
Noura
Hi all,
i have downloaded the latest version of Modelsim PE Student Edition 10.1c. Why this version does'nt support hdl cosimulation simulink/Modelsim???
thanks,
Noura
hi all,
Please can any one tell me how can write this matlab instruction "u = 0.5*sin(2*pi*ftest)" for a sine wave in 24 bit fixed point representation?
thanks a lot,
Noura
Hi all,
In the process of digital to analog conversion, the thermometer code output, corresponding to the digital value of the input signal, activates the unit value of the analog entities (which may be current or voltage sources). The analog output is the summation of all those activated...
Hi all,
I have an interpolation FIR filter that i have simulatated with matlab simulink environement, there is delay when data is upsampled but this delay is becoming much when i describe this filter with vhdl code. How can i eleminate the delay difference between simulink and ModelSim?
Thanks...
Hi,
Please can any one tell me why the amplitude level of an input signal of a 3rd order sigma delta modulator block attenuates when i make comparaison between Matlab simulink and modelsim results and i don't introduce any non-idealities.
thanks in advance
hi,
can any one please give me why the all digital pll (ADPLL) is most used in digital system that can be then implanted with FPGA technology than aclassical PLL (anlog PLL)
thanks
hi,
can any one please give me why the all digital pll (ADPLL) is most used in digital system that can be then implanted with FPGA technology than aclassical PLL (anlog PLL)
thanks
hi,
Can any one one please give me the difference between R2DWA (second order Data Weighted avereging) and BIDWA (bidirectionnal data weighted avereging) techniques.
thanks
no i can describe one component with vhdl or verilog language but one i have for example 4 components how can i instantiate and connected them together. Can you please give an file example to follow that thanks!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.