Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by Merlionfire

  1. M

    How does digital flowchart looks like ? How to translate requirement to RTL?

    How does digital flowchart look like ? How to translate requirement to RTL? Hi guys, I have been a co-simulation engineer for many years. But I have much interest in digital IC design. There's always a question in my mind that what a IC designer experiences from function requirement to RTL...
  2. M

    Which takes shorter simualtion time, systemverilog or PLI

    simulation time systemverilog Currently, we are asked to convert a model written in PLI to one in systemverilog because it is complained to slow down simulation time. I want to know whether this opinion is true. Thank you in advance.
  3. M

    One problem on dumping fsdb file of verdi.

    how to open fsdb files in verdi Solve it by checking Novas document. Need to add option +cli+3 -line for compilation such as: vcs +cli+3 -line -f run.f ...........
  4. M

    One problem on dumping fsdb file of verdi.

    verdi fsdb Hi, all I use VCS to compile and simulate a few verry simple verilog files. Testbench calls the tasks below to dump fsdb file. $fsdbDumpfile("dump.fsdb"); $fsdbDumpvars; Then I run command to pop up verdi verdi -2001 -autoalias -f run.f -top system -ssf dump.fsdb...
  5. M

    Verdi Training with labs for your best

    verdi rtldebug Novas offers us 3 manuals. But none would like to spend much browsing it. Maybe your material is more helpful. Many thanks!
  6. M

    difference between testing and verification.........

    Many thanks for your discussion
  7. M

    What is the setup and hold time?

    stup and hold time The documents you uploaded are very useful. Many thanks.
  8. M

    How to open ".rc" file in VCS?

    Hi, all There is a waveform file named "***.rc", But I don't know how to open it. Currently, I am using VCS. Thanks in advance.
  9. M

    The question on TK in VCS.

    This is just a simple example using TK. As for the application, I need to create a popup window ( which is generated through "toplevel" command). This window will accept input of some parameters while show the corresponding result. BTW, what's "Instead DVE should allow this?" mean?
  10. M

    The question on TK in VCS.

    hi, spauls Could u help me check the TK scripts below in VCS: #!/usr/bin/wish toplevel .top button .top.quit -text Quit pack .top.quit -padx 20 -pady 10 Above TK commands are totally not recognized by UCLI. But Modelsim can. If VCS does not support TK, do you have other approach to...
  11. M

    The question on TK in VCS.

    vcs ucli gui Hi, all, I am responsible for shifting from Modelsim to VCS MX environment. There are several Tcl files which perform well in modelsim. But when we run in DVE, some commands inside these files are not recognized by the UCLI. Such as: winfo, toplevel It seems that these commands...
See more

Part and Inventory Search

Back
Top