Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mediatek

  1. M

    [MOVED] USB UVC Isochronous problem , need help!

    I use USB2.0 for UVC application , found some stranger problem hope somebody can help me : 1. Use the usb (device) for bulk transfer , ok 2. Use the usb (device) for UVC , some pc is ok , but most are not ok. the fail case show pid =00 ( unknow pid) , but the data append after pid is...
  2. M

    how to learn group theory

    how to learn group theory? how to have feeling about the power of group theory ?
  3. M

    Verilog syntax problem

    Q1. X is tri port in module A Y is tri port in module B if I set wire Z=X then A a1 (.X(X));// now X=1 B b1 (.Y(Z));// Z= unknow but if B b1 (.Y(X));// then Y =1 why? Q2. Is there any document mention about verilog syntax ex. *weak0, weak1) buf...
  4. M

    synopsys design compiler workshop

    primetime workshop lab yes lab material is more useful then lab guide. pls upload it1 TKS!!
  5. M

    synopsys design compiler workshop

    synopsys workshop Hi bendrift: Sorry but may I ask >one lab is 10M >one lab is 20M the lab list above is 30M(after unrar)?? I download find only 9M Is it possible upload the other 20M... anyway ,tks for your upload(hope no warning to me)
  6. M

    DFT compiler error: can't find the design feu_ctl

    Re: dft compiler problem this message means you set the wrong top name. You need to check your top design name(try to find entity aaa (vhdl) or module aaa(verilog)) . you can use ==>remove_design -all to cancel all design first then set current design again. ===> current_design aaa
  7. M

    What is the most error of tape-out?

    1. glitch(cannot found in FPGA) 2. timing(simulation/AE testing not complete , logic/model error ... ) 3. leak current , floating signal , power consumption not as expected.
  8. M

    How to Define a DSP chip?

    Somebody told me to implement a DVD , need at least 3 Chips one is Servo(the most difficult), the Analog Front end, and (DSP+MCU) What does a DSP CHIP means? What basic function a DSP chip must include ? What different between a DSP chip and a (MCU(like ARM) + Firmware )? sorry for ask a lot...
  9. M

    How to implement a special control feature?

    Q1. about LCD Controller "Scroll" ,"Rotate" feature Q2. about LCD Controller "draw line " ,"picture move" feature (2-D feature) Q3. about LCD Controller "scaleing" feature Is there any algorithm for above Display feature! Q4. If no LCD driver , how to guarantee the controller is OK without...
  10. M

    WHAT DOES THIS POST-SIM SDF ERROR MESSAGE MEAN?

    what does sdf mean SDF Error: Negative DELAY ignored and replaced by 0. what situation VCS compiler (include SDF) will ignore Negative Delay How to FIX this error ?
  11. M

    Whats the difference between diffusion and imp in VLSI?

    process problem? SOrry for ask a stupid problem In VLSI Process? what different between duffision and imp ? after wafer clean , need do duffsion or imp??
  12. M

    How to develop a 16-keypad encoder using VHDL?

    Verilog HDL you mean KIN 8 xKout 8 keyscan circuit ?
  13. M

    Problem with I2C serial interface for EEPROM

    I2C interface for EEPROM I dont know vey well about your qustion the master should already know which slave address it want to send , so after master reset, you need resend start signal then addr(otherwise, which slave he want to control), then all slave will bake to initial state in your State...
  14. M

    what's different between synopsys product?

    synopsys product Q1: What 's different between dc-shell / dt-shell? Q2: What 's different between dv/dc/da(design analysis)? (some dc command seems not allown in dv?) Q3: What's different between dc/primetime ( dc for synthesis , primetime for timing analysis , is this concept...
  15. M

    Interview questions for digital circuit

    if your are a new guy and apply for IC DESIGN(not Dianostic): Rising Time Falling Time Setup Time FiFo /Dualport RAM /Asyn CKT State Machine MPU concept if you apply for special product (ex: DSC) then you need understand Algorithm/DSP.....)

Part and Inventory Search

Back
Top