Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am running a full-chip R extraction on a chip,and trying to see the parasitic resistance on some critical nets. When I click on of the net, to see the R of the net. The net is called vdda
It will generate a table like this :
Instance Type Value From To
/rRm 1 R...
Anyone knows any openings for an Analog IC design/layout engineer in Singapore? if yes, do help me a bit , as I am looking for an opportunity to get some exposures in Singapore. Thanks
Need help on ADC
I am designing a 6-bit ADC for a linear input. The linear input for my ADC is coming from a temperature sensor. The temperature sensor's output is 0.3 at -40°c and 0.7 at 125°c. I have attached the architecture of this design, I take it from a journal.
The problem that I am...
Re: 8-bit SAR ADC
but for ADC design that is more than 6 bits, it is encouragable to use ladder resistor design. If we were to use array capacitor, mismatch is a big issue for so many capacitors that are needed.
I need to design an SAR type of ADC. My analog input is a linear curve from temperature sensor. The conversion rate can be very low, it is not a high speed design. I will be designing a 8-bit SAR, anyone has a good architecture to share with me. It has to be a parallel-like architecture. It...
spource degeneration
there is a question i like to ask about designing a mixer. if i add a source degeneration (either a resistor or an inductor) at the source of the transconductance transistor. how would it interrupt the bandwidth of the mixers? im designing a double-balanced gilbert mixer...
Re: How to design "matching" networks for maximum
To achieve better linearity, you can choose to use resistor degeneration or inductor degeneration. If you have voltage headroom problem, you should use inductor, because it gives lesser voltage drop. But it will take up more areas, as you know...
I am designing a bandgap reference using a typical temperature-independant voltage architecture. When i sweep the bandgap reference (1.2V) across temperature from -40 celcius to 100 celcius, i get 1.19V at -40 celcius and 1.205 at 100 celcius. How do i compensate this. I thought the curve is...
usually designers will neglect EMI issues while designing integrated circuit for chip level. i would like to know at what speed of the signal that is considered critical that we have to take EMI into consideration while designing. more than 5Gbps?
the 2mmx2mm chip is drawing about 160mA-180mA of current. i did have several grounds on the chip like analog ground, digital ground. as for analog ground, since there are 4 channels in the chip, therefore we have 4 separate analog grounds. it is definitely helps to reduce noise coupling. does...
various circuits grounded on the same ground plane can cause voltage drops across the ground plane. These various voltage drops can create additional currents in the circuit lines, therefore causing round loop coupling in the various circuit. this phenomenon is always been discussed in PCB...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
