Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I'm confused about the 50ohm load in the RF Power Amplifier. My questions are:
1. In simulation, I usually put in the 50ohm load, but when you do the actual design, do you omit out the load and replace it with an external load to do measurement? What would happen if you don't put in the load...
Re: model files for spectre
Hi,
You can try using the spice model library in spectre by adding this to your spice model library and using the +csfe command option in spectre:
library name_of_library
section name_of_section
simulator lang=spice
.model.......}spice model
+...
+...
simulator...
Is interleaving the current path forward and return, a way to reduce the inductance of the PA?
Is there any references or papers to show how to model the inductance in the RF PA?
m1 is an instance of an undefined model nmos4
Hi,
Did you include the library in your netlist? Why don't you show the netlist so that it is easier to find the problem.
Hi,
The main problem you will face in designing PA in cmos is the low quality of the inductors compared to the ones offered in SiGe. On the other hand, if you are planning to use external matching component than this wouldn't be a problem.
rf layout
Hi all,
I'm drawing the layout for a rf power amplifier and I would like to know if there are other ways of optimizing the transistor (other than finger) to reduce the parasitics of the transistor?
What are the techniques used normally for drawing transistor layout in rf power...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
