Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
U may have got this problem because u havent specified the wireload model correctly. This problem appears majorly during static timing analysis wherein the tool says that the path is unconstrained even though u might have constrained the design. So u check whether u have correctly specified...
design compiler tutorial
Hi friends
Does anybody have DC tutorials or lab manuals.
If it could had been with an example it would had been nice.
Please help us out.
Waiting for your reply.
Kshitij Sukhwal
Hi friends
The problem faced by me is like this
My design is meeting the timing when i run synthesis from DC . It does not show me -ve slack
But when I do Static Timing Analysis by PT its showing me -ve slack.
So somebody suggested me to change the DW components to a faster one but i dont know...
U can use the set_link_library and link all the synthetic libraries as said by our friend and give the link of the synthetic libraries in your set_search_path
The speed of the system is governed by the following factors
1 processor speed
2 RAM
3 system memory
So its not only processor speed or RAM or system memory which alone determines the speed of the process because during the process all the factors like memory management, time management...
Re: synthesize question
We can synthesize the modules by bottom up compile because then we can just characterize the lower sub module and know the environment surrounding the submodule block and hence we can constrain the design more accurately
Re: primetime workshop lab
Hello friends
Can Anybody tell me whether this lab material is available on the solvnet site
Waiting for your reply
Bye
Kshitij Sukhwal
Helllo friends
I am new to DC. I would like to know how to reduce slack in the design with the help of DC.
Can we replace the designware cells to reduce the critical path and if we can, then how?
Please help me out.
Bye
Kshitij Sukhwal[/u]
Hello Friends
Well i am doing my post graduate diploma in Embedded systems and VLSI Design from CDAC Noida,India.I am learning VLSI frontend nowadays .Well from the topic "I need a job" i found out some info but was not satisfied from it.I would wish to inquire from users jay_ec_engg and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
