Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by kranthi_m

  1. K

    PMOS voltage coupling from S-G during high V transition at S

    Re: PMOS voltage coupling from S-G during high V transition I tried that. It has two issues. 1. The PMOS is also driven from other circuit. If positive capacitive feedback is used its adding delay while driving . 2. The capacitor is consuming a lot of area. I can compromise with the second...
  2. K

    PMOS voltage coupling from S-G during high V transition at S

    I am designing a circuit for high voltage applications in low voltage cmos process. In my circuit I have a PMOS whose gate is biassed at VDD-vt with a circuit. Its source has a voltage transition from 0 to 5V in 1ns. Its drain is connected to ground with a high resistance. But the transition at...
  3. K

    What is "kick back noise"?

    Assume a NMOS whose gate is driven with a constant voltage by a voltage source with finite series resistance. Any MOS will have finite paracitic capacitance between its gate-drain and gate-source junctions. Reactance of this Capacitor is 1/ωc. Now assume there is a voltage switching from 0-VDD...
  4. K

    Question for difference sampling and modulation

    modulation and sampling difference Modulation is the process in which some characteristic parameter of a high frequency signal is varied linearly with the amplitude of a message signal. Modulation is used to transmit low frequency message signal through a line or wireless media. Sampling means...
  5. K

    need a Bi stable circuit that uses CMOS

    Re: Bi stable using CMOS CMOS Latch diagram is being attached. Have a look at it. This is bistable.
  6. K

    Receiver Design with less variations at different corners

    I want to design a receiver for an I/O which can receive a sequence of bits from the Transmission Line and convert them to digital logic. One input to the receiver is a constant reference voltage and the other input is the data. The design should achieve less variations in output duty cycle at...
  7. K

    calibre and assura extraction

    Assura is giving large parasitic resistance values. Donno y but the results are really bad with RC extraction of assura. Try C extraction of the same. I think it'll work. Calibre extraction is good and i think it is accurate.

Part and Inventory Search

Back
Top