Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
verilog synopsys design compiler
Hello!
I am in need of a Book that teaches me how to code and synthesize Verilog using Synopsys DC. I need something like Weng Fook Lee's VHDL book based on Synopsys. Or if there is some online material or a tutorial that gives me an overview of DC for running...
Hey,
I have developed an Ultra low power 32 Bit adder using a new logic style and would like to compare it with a standard CMOS adder. Does Cadence have a built in ASIC libraries like the digitallib in TSMC 0.18u where they have a single bit adder cell designed. I am looking for it because I...
nested sweep
Does anyone know about the commands to run a nested sweep in cadence...I need the netlist commands? I am sweeping the voltage and clock timings.
Also...Can we use a variable in setting the tranient analysis stop time? Like if I have a variable "time" can I give the transient...
cadence parametric sweep
Hi
I am using Analog Artist Version 5 and tried to sweep a paramset in spectre.
I gave the paramset statement as follows
data paramset{
VDC T
0.20 0.6e-06
0.22 1e-06
}
swp sweep paramset = data
both VDC and T have been defined earlier.
When I simulate, I get an...
Hi
I am using Analog Artist Version 5 and tried to sweep a paramset in spectre.
I gave the paramset statement as follows
data paramset{
VDC T
0.20 0.6e-06
0.22 1e-06
}
swp sweep paramset = data
both VDC and T have been defined earlier.
When I simulate, I get an error like:
Internal...
Hi ,
I need to add a save statement in the cadence netlist that will give me a direct plot of power dissipated. If I goto the netlist file and add this statement and run it using the analog artist GUI, the netlist goes back to its original state( save :pwr statement is not saved). Is there any...
Re: Ids plot in cadence
Hi
Thanks for the Reply!
I need the energy dissipated in the Transistor while its conducting. Rather, The energy dissipated in the channel. By Ids, I mean the current flowing in the channel...Id and Is differ and Id and Ib come in to picture too. from what I see, Id or...
plot current versus time cadence
Hi people,
I need coouple of things related to cadence Schematic/spectre
I am using the TSMC 0.18u tech to design and simulate adiabatic circuits(using spectre)
1) Is there any way to calclate the power dissipated in a logic block and get a plot of power vs...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
