Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Kirr

  1. K

    Schmitt trigger with low power consumtion at all input voltage range from 0 to VCC

    Hello friends, thanks for your answers, i hoped there maybe more elegant circuit exists, but i assume that analog micropower comparator will be the simplest and suitable solution
  2. K

    Schmitt trigger with low power consumtion at all input voltage range from 0 to VCC

    Greetings. I have a task to design an input circuit for IC I/O pad which should have typical threshold voltages for Schmitt triggers at 3.3V technologies, e.g. Vth+ = 1.6V and Vth- = 1.2V. Moreover it should have <10uW DC power consumtion for all possible input DC voltages. Thats why traditional...
  3. K

    OP input pair body connection?

    first of all to connect body to source for NMOS your tech process should have a deep n-well option, otherwise it's impossible to connect body anywhere except ground
  4. K

    ESD vs Cold Spare capability in IO pads

    Yes, my ESD diode is simple PMOSFET. Star clamps is very interesting solution, but i can't imagine the circuit, could you give some examples?
  5. K

    ESD vs Cold Spare capability in IO pads

    Hello everyone. Now i'm working on unidirectional input pad with cold spare capability. That means i have to manage gate and well connections of PMOS ESD diode to exclude leakage current through drain-well and drain-source when Vcc is floating and Vpad>Vcc. Simultaneously there should be...

Part and Inventory Search

Back
Top