Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The follwing Error always appear when programming. The sw I use is ise10.1,
Anyone can tell me how to fix it? Thanks.
Maximum TCK operating frequency for this device chain: 0.
Validating chain...
Boundary-scan chain validated successfully.
'2': Erasing device...
PROGRESS_START - Starting...
wifi c++ example code
Hi, I am planning to write a code which will control wificard to communicate with other devices to do data transfer.
Could anyone pls give me some example code or any hint about controling the wifi card ?
Does Visual C++ have any ActiveX to do such work?
Thanks in advance.
Thanks for your reply, Ring0.
The input violate the setup time according to the error report.
Do you mean the post-route simulation can't take the debouncer into account, even in real life it works?
Thanks.
I am trying to synchronize an asynchronical control signal using the following verilog code:
input clk;
input start;
output start_real;
reg [3:0] start_shift;
always@(posedge clk)
begin
start_shift <= { start_shift[2:0], start };
if (start_shift == 4'b1111)
start_real <= 1'b1;
else
start_real...
gpib explorer
Hi,
When I try to use NI GPIB explorer to communicate with my oscilloscope 5464a, an error "QUERY UNTERMINATED" is reported.
I tried another oscilloscope 54621D, this error message is still reported.
What's wrong?
Anyone can help? Thanks.
agilent 54622d rs232
Hi,
I want to use labview to control Agilent 54622D.
After downloading the driver ag546xx, I tried to run ag546xx Getting Started.vi but reported error: visa:(Hex 0xBFFF0015) Timeout expired before operation completed.
It seems something wrong with serial communication...
Hello, can anyone recommend an adc satisfying the following requirements. Thanks in advance.
resolution: >= 12 bits
power consumption < 500mW
sampling rate: maximal 100Msps
This ADC is used to sample a signal from 0.2 MHz to 30MHz
Hi, guys,
Having seen some examples which use FPGA to interface high speed ADC, I just would like to know why not use CPLD to the same job. What is the advantage of FPGA over CPLD in this job. Thanks.
Karl
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
