Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you on your explainations, I think I know how the circuit exact works, self-biased circuit can start the op amp, this is why many books omit this little trick. Thank you.
Thank you, it is very helpful, but I have a little question, if the bandgap needs an op amp to operate, so how the tail current in this op amp comes out? Because if we use this bandgap output voltage to generate a bias in this op amp, this will not work because the steady state can not be...
Dear fellows,
I have one question just like that shown on the topic,when lots of papers introduce tail current of opamp, they often use a bias voltage and a MOS transistor to represent the tail current, I am wondering how the bias voltage comes out? Does it come from bandgap voltage, or from...
Hi fellows,
When reading this book, I have a problem in Example 4.1 in Chapter 4. It introduces a filter's Q caculation when the adjacent channel interfer should have a 35 dB supression. I am confused by the words' for a attentuation of 35 dB (=56.2) at 900.4MHz, this quantity must be...
Thanks,buddy.I'm very thankful for your advice,honestly there are some hints that may be not very clear to me cause in our lab no one has used them,so if it is kind of you to address some wondering I gave below:
1.Cadence Spectre is kinda a simulator which can be used for RF simulation,our...
my country,actually.
- - - Updated - - -
Thanks. I am using the Candance for simulation and do the post-sim, but the performance deteriorates badly in the high frequency domain, I do not know the effect cause I do not know how to determine with the help of parastic parameters because they are...
I am doing this kind of job.But you know,because I am worried about the performance that the actual layout may not satisfy the pre-simulation performance,and my colleagues are designing some low frequency ckts,(<1 GHz)they have no idea how to make such a high frequency,so could you give me some...
Hi,there.
I'm a student in doing LNA,and now my research has come to the point of drawing the RF layout,but I have been researching on the schematic design, and my colleagues have no experience in drawing the RF layout,neither do we have the resources about the RF layout.
It's hard to find the...
First,i'd like to say thanks,maybe I do not explain my things too clearly,however,I learn a lot in your reply.
You are right,cause I'm senior,I have no project to do,so I do not have aim to read,but in the future I will scan what I can need to read.
We have the course of the subjects you...
Hello everyone,I'm an undergraduate major in Micro-electronics in China,the materials I read about is almost written in Chinese,and I'm going to have further education on analog design because I got the qualification in master,the problem comes out:i do not know where I should start in reading...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
