Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by Jenifer_gao

  1. J

    noise measurement in Hspice

    Hi: I am trying to perform noise analysis on a cmos amplifier circuit with Hspice. I want to measure the contribution from each transistor by using some commands in Hspice, but I can not find an example. The only way I can get this figure is to use Awaves, in which a variable "nt(mn)"...
  2. J

    help needed for switched current memory cell

    Hello Everyone: I am trying to use a memory cell called switched current memory cell, which is using a switched current technology. It is a cascode cell shown in my attachment. The function of this circuit is as follows: 1. When Φ1 is active and Φ2 is de-active, a total current of J + Iin...
  3. J

    time constant of the switched capacitor amplifier

    Hi All: If any one can help me to understant the time constant derived in Razavi's book on page 437. The final transfer function looks like: Vout/Vin = -[Ceq*α*(Gm-C2*S)*Ro]/[Ro*(CL*Ceq + CL*C2 + Ceq*C2)*S + GmRoC2] the author...
  4. J

    how to simulate an instable amplifier

    Hi All: Except for using phase margin to juge the circuit stable or instable, can I use other simulation methods to obeserve the ossilation at the output . I am thinking I can use a step response simulation. because I think the instable system will give rise to a non-damping output signal...
  5. J

    application of unstable amplifer

    Thanks for all replies. You are absolutely right. I have to include the compensation.
  6. J

    application of unstable amplifer

    Hi All: I may ask a stupid quesion, but it bothered me for long time. Now I have a system with phase shift of 185°, as a result this system will becomes unstable. I could do some compensation for this system, but it will increase the power. Because power in my design is very strict. I used...
  7. J

    help me to understand class AB input diff pair

    No, I don't simulate it yet. Yes I should try
  8. J

    help me to understand class AB input diff pair

    class ab site:edaboard.com Hi All: I am listening to the Berkeley lecture of EECS140 about the stability. There is a circuit about Class AB Input Stage Cross Coupled Differential Pair, which is attached. I don't quite understand how this circuit works. Because on the schematic, node A and...
  9. J

    Whats the zero compensation effect and theory?

    Re: about zero I think is's better to use the following way to understand the pole and zero. Considering a transfer function with one zero and pole: H(s) = Ao(1+s/ωz)/(1+s/ωp), we say this transfer function has a zero at the left half plane, because when the nominator equals to 0, we can get...
  10. J

    Whats the zero compensation effect and theory?

    Re: about zero Hi: If the feedback can creat a zero on the left half plane in the s domain, it can be used to cancel some poles, therefore to reduce the overall phase margin to increase the stability of the circuit. J
  11. J

    question with gain bandwidth product

    If the feedback is a pure capacitive network, and we use OPAMP as the amplifier, we can get two types of feedback, one is shown in figure 1(series-shunt), another is figure 2(shunt-shunt). In the series-shunt version, the B(s)= Vfb/Vout=C1/(C1+C2), it is a constant. But in the shunt-shunt...
  12. J

    question with gain bandwidth product

    I don't quite agree with you, when you derive the GBP for the amplifier with a pure resistor feedback network, you missed something. For the system with the feedback network, the transfer function should be: H(s) = A(s)/[1+A(s)B(s)], if we assme the amplifier is a single pole system, and A(s) =...
  13. J

    Simulating frequency response of an OTA

    Re: How to simulate for frequency response of an OTA Hi: Your pdf file is not clear, can you upload a good one, .JPG file may be better. J
  14. J

    question with gain bandwidth product

    Thanks for everybody to reply me Btrend, once I connect a high resistance from X to GND, can I do the simulation like the following setup: 1. apply a sinusoidal signal to the positive input node; 2.apply a specific bias voltage to the Vin node (like the way I did in my open loop simulation) J
  15. J

    question with gain bandwidth product

    Thanks Btrend, your explaination makes more sense. I have another question for you with the characteristics analysis on the closed loop amplifier. In the figure 1 in my attachment, it is a general testing setup for an open loop amplifier in frequency response analysis. If I want to test a...

Part and Inventory Search

Back
Top