Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by james.qiu

  1. J

    some questions about latched relay driver

    When I am reading the Keysight 34970 DAQ datasheet, it lists all the relay Multiplexer circuit. the relay used in Multiplexer board is latched relay. the control signal is from MCU to 74HC574, the signal from 74hc574 to transistor base pin. the driver for coil is made by 2 PNP + 2 NPN...
  2. J

    [SOLVED] how to get oscilloscope curve value at time 0

    thanks, it reminds me these is a cursors function , and i can choose mode track and put cursor at time 0.
  3. J

    [SOLVED] how to get oscilloscope curve value at time 0

    hello , in my application , thers is a ramp voltage from 0 to 10Volt within 100ms, and a trigger voltage setting high (5Volt)when ramp voltage near 5Volt. if i use oscilloscope channel 1 connect to ramp voltage and channel 2 connect to trigger voltage and set trigger channel2 rising edge at time...
  4. J

    FT2232HL to run a usb to spi , clk waveform abnormal

    y It seems CLK initial config impact the clk output. even I initial the clk=0 ,befero CLK output, it already pull up.
  5. J

    FT2232HL to run a usb to spi , clk waveform abnormal

    hi FvM: I read the AN_135 FTDI MPSSE Basics Version 1.1, page18, it said : // Note that since the data in subsequent sections will be clocked on the rising edge, the //inital clock state of high is selected. Clocks will be generated as high-low-high. In my application , date is received by...
  6. J

    FT2232HL to run a usb to spi , clk waveform abnormal

    Hi , I use FT2232HL to run a usb to spi function by python to transfer 4 bytes data. HW side , I use the channe1 and connect a level shift. I found if i choose the data out when clk falling, and data in when clk rising , waveform is ok. but when I try to choose another mode , data out when clk...
  7. J

    TVS diode overvoltage protection

    you should first check the whole circuit from system of view, check the every component's maximum allowed voltage which connect to V battery , from ISO 7637-2 ,you need check which voltage level is valid for your project ,it always depened on customer's requriement. for TVS diode , you need...
  8. J

    Will the mosfet turn on? I say it will

    it is a standard reverse polarity protection circuit in automotive electrionic, when battery on, mosfet will will be turned on and if reverse the battery mosfet will be turn off.
  9. J

    TXS0104E level shift input oscillation

    today I remove the clk and data signal pull up and pull down resistor which cannot solved the problem and also check other solutions: 1.reduce the length of jlink cable-->pass 2.use other type jlink-->pass from the oscilliscope i also find the input(green) clamping to 3.3V at the beginning of...
  10. J

    How to minimize the number of ESD diode protection?

    If signal is not so high frequency,normal capacitor is enough 0402 package. If with high frequency signal you can also try multi diode in one package
  11. J

    TXS0104E level shift input oscillation

    Hello , when i use TXS0104E , B port is 5V signal, A port is 3.3V, signal is SWD data with 10k external pull up resistor , the problem is when try to connect the j-link with 4Mhz,the data signal (port B)is clamping to 3,3V, then oscillation ,finally clamping to 2V at low voltage. i also try the...

Part and Inventory Search

Back
Top