Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by ieok

  1. I

    what is S/L guardring?

    thank you :)
  2. I

    what is S/L guardring?

    There is a rule about the pad as below: Max pad opening space to nearest S/L guard ring =xx Min pad opening space to nearest S/L guard ring =yy 1. what is the S/L mean for? I added a guardring by G short cut command around the GSSG pads. The distance is less than yy but DRC is passed...
  3. I

    create finite delay of PFD in simulink

    I try to model finite delay (nonideality) of PFD in simulink. I use the delay transport element. But it gives me weird output waveform because it ramping up and dn (poor slew rate) instead of giving me delay that I set (I set to 20% of the period). The input of the delay transport is a ideal...
  4. I

    Wilkinson divider power distribution

    thank you.
  5. I

    Wilkinson divider power distribution

    any other detail explanation beside that?
  6. I

    Wilkinson divider power distribution

    For a Wilkinson divider, what would happens on power distribution if port3 is open circuit o/c and port2 is matched. (port1 is input port). All power delivered to port3 will be reflected, and half of it deliver to port1. Could someone explain in detail?
  7. I

    Explanation of jitter specifications in OC192 CDR part

    I am working on OC192 clock and data recovery (CDR) part. As i know there is 3 jitter specification. They are jitter generation, jitter tolerance and jitter trasnfer. This is what I interpret the spec: Jitter generation: put a clean data with PRBS12 and measure the data and clock jitter at...
See more

Part and Inventory Search

Back
Top