Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by gingerjiang

  1. gingerjiang

    Question about the formula for bandgap output voltage

    hi all: when i cancel the first order TC the bandgap output voltage at 27C is Vgo+(η-1)VT=1.205+0.067=1.272,but the simulation result is 1.184 .is the formula not right or somthing else? ths
  2. gingerjiang

    dumping data from cadence using ocnPrint

    ocnprint cadence i have the same question. the data are represented by scientific notation.
  3. gingerjiang

    about 2x gain stage,ergent

    dear lhlbluesky the vin+ connects to ground? can you upload the circuit diagram and explain it in detail?
  4. gingerjiang

    Recycling Folded Cascode amplifier

    cascode amplifier compared with telescopic, folded-cascoded has larger noise contribution, larger current dissipation.
  5. gingerjiang

    the help about delta-sigma ADC!!!!!!!

    you can access Matlab central file exchange to get SD Toolbox 2: h**p://www.mathworks.com/matlabcentral/fileexchange/loadFile.do?objectId=7589&objectType=File regards!
  6. gingerjiang

    why folded cascode amplifier has lower voltage than cascode?

    Re: why folded cascode amplifier has lower voltage than casc indeed, your circuit differs from that i think. it's a circuit related to RF? i'm not familiar with this type of circuit, sorry. look forward to others' reply
  7. gingerjiang

    why folded cascode amplifier has lower voltage than cascode?

    Re: why folded cascode amplifier has lower voltage than casc yes, you'r right maybe your circuit differs from that i think. can you upload your circuit?
  8. gingerjiang

    why folded cascode amplifier has lower voltage than cascode?

    Re: why folded cascode amplifier has lower voltage than casc in output stage of the folded cascode amplifier, four transistors stack together, the supply needed is 4*Vds,sat for them working normally. considering the bias circuit consisting of a mirroring MOS and a diode-connceted MOS, the...
  9. gingerjiang

    Source follower : Vout max/min , SR, Rout

    when input Vin reach to -2.5, output voltage is lowest, at the time the current 200uA flow through the MOS and the resistor 10kOhm when input Vin reach to +2.5, output voltage is highest, the MOS cuts off, the current 200uA flow into the resistor 10kOhm when input Vin step from -2.5 to +2.5, SR+...
  10. gingerjiang

    Op amp : poles and phase margin

    pi/3=pi-atan(wt/w1)-atan(wt/w2)-atan(wt/w3); atan(wt/w1)=pi/2; w2=wt/0.564
  11. gingerjiang

    Source follower : Vout max/min , SR, Rout

    Vout,min=-2.5+Vsg Vout,max=200uAx10kOhm SR+=200uA/50pF SR- is very large Rout=1/gm
  12. gingerjiang

    why folded cascode amplifier has lower voltage than cascode?

    Re: why folded cascode amplifier has lower voltage than casc for max{(4*Vds,sat),(Vgs+Vds,sat)}, it refers to the larger value, for example, (Vgs+Vds,sat)=0.58V is larger than 4*Vds,sat=0.2V, so it's (Vgs+Vds,sat), 0.58V. for telescopic amplifier, in your situation, the results is same
  13. gingerjiang

    why folded cascode amplifier has lower voltage than cascode?

    Re: why folded cascode amplifier has lower voltage than casc oh, sorry, it should be max{(4*Vds,sat),(Vgs+Vds,sat)} and max{(5*Vds,sat),(Vgs+Vds,sat)} i assume the transistors work in saturation region, and i also consider the bias circuit including a mirroring MOS and a diode-connected MOS...
  14. gingerjiang

    why folded cascode amplifier has lower voltage than cascode?

    Re: why folded cascode amplifier has lower voltage than casc if these amplifier work in saturation region, in theory, the minimum supply voltage of folded cascode amplifier is min{(4*Vds,sat),(Vgs+Vds,sat)}, and that of telescopic amplifier is min{(5*Vds,sat),(Vgs+Vds,sat)}. but considering the...
  15. gingerjiang

    minimize drain or source capacitance?

    in my understand, when there are even fingers in multifinger MOS, the number of drain isn't equal to that of source based on the layout selection, so the parasitic capacitance between drain or source and substrate is different

Part and Inventory Search

Back
Top