Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello Friends,
Iam beginner in computer architecture also as part of our graduation course we are supposed to do a project.......DESIGNING A PROCESSOR (a simple one) .Help me out...... how to start..?.... do we need simulation tools if yes which tool........? also here in our college we work on...
Hi friends i am appearing for an interview for admission to PG programme (VLSI DESIGN/SIGNAL PROCESSING) in the syllabus for written they gave diodes bjt fet basic analog circuits....etc i cleared the written and now iam keen to know what would be the questions in interview from the BJT FET...
i tried m8 stronger by changin the aspect ratio W/L even 10 times but that had no effect 1+0+1 wasn't responding.......anything else shall i try.....?
well thanx for ur replis they did help me understand abt mosfets hope you would be responding d same way.......
i hav some thing to ask...also
i...
Whoa! that was helpful i found the error you were right it was hidden in M7and M8.Now all the combinations are being satisfied except for 1+0+1 its is showing 1+0+1=00 as output.
I understood that strong and weak logics ,also your explaination for for 1+0+1 i'll check out all the options you...
Thanks again for being back soon.
I tried to figure out what you said but i couldn't get what you were explaining.However at the end you said the circuit might be wrong and i too think so.Also i would be thankful if you could give me the correct design as i took this as my project in my...
Thank you for your reply .
the combination 1+0+1 and 1+1+0 isn't getting the result.I strongly find grounding might be error if you could design the circuit in DIGITAL SCHEMATIC and check for truth table then it would be appreciable as i think my design is faulty ....if not i would have got the...
Iam trying to simulate 8 transistor fulladder circuit in DIGITAL SCHEMATIC.
If someone could check if the circuit is rightly constructed because it is not satisfing the logic of full adder
the circuit is designed in digital schematic and its paper diagram is also given
I don't find any fault...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
