Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: corner sim using scripts
I often use ocean scripts to do corner analysis.
Just example:
;icc1_proc is called by every corner case
procedure(icc1_proc(mmodel ttemp)
fprintf(p "temperature is %s" ttemp)
newline(p)
fprintf(p "models is...
cds.lib file
It contains names and links to design libraries that you can see in Library Manager.
Example:
INCLUDE <cds_inst_dir>/share/cdssetup/cds.lib
DEFINE lib1 /home/user/lib1
DEFINE lib2 /home/user/mylib1
etc
1. Check layout of your pcb-board. Improper layout can lead to voltage or current spikes.
2. Check inductor for saturation.
3. Check temperature of chip and other components
4. Find latch-up current for every pin of your chip. It must be at least 100 mA
5. Ask your foundry results of OLT...
ledbrightness.c
These two IC use different approaches for PWM.
1. TPS61042 enables external PWM. Let we set LED current to I0 value without using PWM.
Now we apply signal to CTRL pin with frequency 100 Hz and duty cycle 50%. It means that half time IC will be disabled and LED current will be...
Check your .simrc file.
It must contain uncommented "for transistor level comparision for analog artist" block. Other comparision blocks must be commented
Re: about LDMOS
Vertical DMOS in IC technology forms with buried layer, that is main current flows through base in vertical direction, then by means of buried layer current flows horizontal into drain.
In horizontal DMOS the resistance of bulk into vertical direction too large and
main...
During manufacturing wafer there are some superposition error between masks for
different layers. These rules are fixed such errors.
If R5 to make less specified value its possible shorts between source and drain.
For R17 may be poor contact to active area.
Re: Lex & Yacc
There is a pure windows port Flex & Bison. Its a part of BisonFlex wizard for Visual C++ 6.0. It can be found for example at h**p://www.window95.com/windows/programming.html
But main problem with Flex/Bison is a license. All programs that use Flex/Bison must be GNU.
Re: current source question
Depends on structure of your current source.
But 64/20 transistors have less variation drain current than 1/20*64 ones.
And 64/20 consumes less area.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
