Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by filipecbv

  1. F

    stability of charge pumps

    charge pump ac analysis Hi, I'm designing a charge pump (phang topology) for memories, using a clock of 100kHz. The charge pump is working, but I'm having a difficult to analyze it in terms of stability. I want to control the output voltage changing the amplitude of the clock signal, so I...
  2. F

    What is the difference between CMRR and CMMRR?

    CMRR or CMMRR? What is the difference between CMRR and CMMRR??? Are they the same??? Thanks
  3. F

    CMRR in a r2r input stage

    and without charge pump, what is a good solution???
  4. F

    CMRR in a r2r input stage

    What is the best choice in rail-to-rail input stages, concerning the CMRR in all the range of operation???? Because in the transition region, the CMRR are degraded a lot using complementary differential pairs. What could be a good topology to overcome this problem? Thanks a lot! Filipe
  5. F

    Which centroid matching method is good ?

    Re: centroid matching Does anyone know if there is any paper showing, quantitatively, the effects in matching using common centroid? I'm very curious about this. Thanks
  6. F

    LVS with 2 ports at the same substrate

    gsmc deep nwell In a mixed signal design, and AD converter, I have more than one voltage supply (VDDA, VDDD, GNDA and GNDD) In the layout extraction (using calibre), there are 2 ports connected togheter, e. g., at the substrate. So, the LVS failed. What can i do to eliminate this error...
  7. F

    is mentor-carlo analysis neccessary?

    Hi I'm a begginer in MC anlysis, and I found 3 options to run it: vary process paramenters (lot), where all transistors vary togheter; vary matching parameters (dev), where the transistores doesnt vary togheter, but all they vary; or the both analysis togheter (dev+lot). But It's very important...
  8. F

    How to estimate a random offset in an opamp (monte carlo)?

    monte carlo mentor 2008 Hi Does anyone have a basic and practical tutorial to perform monte carlo analysis using mentor graphics tools???? I need to estimate the random offset in an opamp, and any suggestion about it will be very useful to me. Thanks a lot!!!! Filipe
  9. F

    Reference Voltages in a Sigma delta Modulator

    Does anyone know about a good paper or anything about buffers to reference voltages, in SC circuits??? Thanks a lot
  10. F

    Reference Voltages in a Sigma delta Modulator

    and what kind of circuit must I use to have 3.25 and 1.75V from 1.25V (BGR)???? If you have some references about it... thanks a lot Filipe
  11. F

    Suggest me some materials about sigma delta design

    Re: sigma delta design This is a short and good tutorial to beginners. Surely, the first one to be read. **broken link removed** Filipe
  12. F

    Reference Voltages in a Sigma delta Modulator

    Hi, I'm designing a SC sigma delta modulator (Fs=5MHz) with 5V supply, and I need 2 reference voltages (1.75 and 3.25V) generated into the chip. So, I think that the best way is to build a BGR (such as PTAT, razavi pg 391, fig 11.20) , and with it, generate the other voltages. Is this a good...
See more

Part and Inventory Search

Back
Top