Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Reference Voltages in a Sigma delta Modulator

Status
Not open for further replies.

filipecbv

Newbie level 6
Newbie level 6
Joined
Sep 12, 2007
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Brasil
Activity points
1,372
Hi,
I'm designing a SC sigma delta modulator (Fs=5MHz) with 5V supply, and I need 2 reference voltages (1.75 and 3.25V) generated into the chip. So, I think that the best way is to build a BGR (such as PTAT, razavi pg 391, fig 11.20) , and with it, generate the other voltages. Is this a good approach??? Which circuit should I use to derive the 2 required voltages??
And what kind of buffer is required after the references generated??
Please, enlight me!!
Thanks
 

you can use ground and another voltage as reference. it's more popular.
 

I am worried that one of you reference has little temperature coef. but the other has big coef.
because of resistor string.
 

What I did is using switch cap to generate this reference voltage.
 

Two methods usually adopted to generate reference voltage:(divided from VDD)+Buffer, Bandgap+Buffer. The noise is the smaller the better, because this noise will not be shaped by SDM loop,unlike the quantization noise.
 

caosl said:
Two methods usually adopted to generate reference voltage:(divided from VDD)+Buffer, Bandgap+Buffer. The noise is the smaller the better, because this noise will not be shaped by SDM loop,unlike the quantization noise.

It will not be shaped but its effect wil be reduced by the oversampling ratio (integrated noise divided by √OSR)
 

and what kind of circuit must I use to have 3.25 and 1.75V from 1.25V (BGR)????
If you have some references about it...
thanks a lot
Filipe
 

Does anyone know about a good paper or anything about buffers to reference voltages, in SC circuits???
Thanks a lot
 

1. the simple and practice method is used just a resister divider to generate the reference .. cause the common noise will be cancelled in fully differential SC ckt.
to remove any high freq. noise, external large cap. are required. usually 1uF or 0.1uF is needed.
 

It will not be shaped but its effect wil be reduced by the oversampling ratio (integrated noise divided by √OSR)

Can you please explain, how is the noise reduced by oversampling ratio? I mean the mechanism of reference noise being reduced by OSR?
If you can point me to some reference paper, it will be great too.

Best,
Gaurav
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top