Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
No, I don't think I am using it illegally because the exact same parameters and port connections infer RAM when the Megafunction wizard is used.I appreciate the organization tips and will continue to look into this and post here.
I tried this too, but it didn't work. The code I posted can be found in the Quartus Prime Menu :
Edit--->Insert Template---> Verilog HDL---->Full Designs----> RAMs & ROMs----> Single Port Ram.
As for the second point, I am incrementing the pointer whenever the ram is written to or read from.Is...
Hi! I am trying to infer a single port ram with width = 8 bits and depth = 2^13.
This is the code that I've pulled from the templates and the altera website for a single port ram with one read/write address and write before read behaviour.
reg [7:0] ram[8191:0];
reg [12:0] ptr;
reg [12:0]...
In a Verilog design, say that you have n (any number) completely
mutually exclusive events i.e. the events never occur simultaneously and
there is hence no priority associated with any event.In such a scenario,
what would be faster/simpler/less inferred hardware?
if (condition 1)
if...
Hello! I have tried to understand the set_input_delay and set_output_delay constraints, and I'm still confused. First off, here's what I think the set_input_delay command does :
The register associated with the physical input pins of the FPGA is clocked after the max TCO of the external device...
Re: I2C Master Code Verification Spartan 3-E
Thank you for yet another detailed reply! I apologize for my crude behaviour. Rest assured, I will not repeat it. I am now using cascadable Shift Registers to implement I2C. As mentioned earlier, I want to sample the ACK bit and toggle an LED(or any...
I2C Master Code Verification Spartan 3-E
I have to implement I2C to configure a component on start up ; hence, the FPGA board need only be operated in the Master Mode.I ave written code which divides the incoming clock to produce a frequency of around 390,000 Khz (391.625) .The component...
Thank you for the prompt reply! I understand that the Picoblaze essentially uses 4 bits at a time.One for clock, one for SDA, one for tristate control and one for inputting ack signals.So, when I am expecting an ack from the slave, I'll have to set pico_gpio[2] to allow the SDA line to be pulled...
I have to implement 400 KHz I2C on a Spartan 3E , and am considering using the PICOBLAZE controller for the purpose.However, I wanted to ask if there's anything equivalent to the tri state buffer in the PICOBLAZE instruction set.I need something to allow the reception of the acknowledge signal...
reg LOCKED_R;
reg [3 : 0] SR;
always @ (posedge CLKIN)
begin
if(RESET)
begin
SR [3 : 0] <= 4'b111;
LOCKED_R <=0;
end
else
begin
LOCKED_R <= LOCKED;
if(LOCKED < LOCKED_R | STATUS [1] ) // H to L on LOCKED | CLKIN UNSTABLE
SR <= {1'b1 , SR[3 : 1]};
else
SR <= {1'b0 , SR[3 : 1]}...
Thank you for your comprehensive answer! I am a beginner and the coding guidelines are really helpful.
I should have mentioned that I am using a Spartan 3-E board and it says in the data sheet regarding Spartan 3-E that :
This function is not supported in the Spartan-3E family.
In the...
The input clock is at 50 Mhz and I need the output (clk) at 25 Mhz.
DigitalClockManager instance_name (
.CLKIN_IN(CLK_50MHZ),
.RST_IN(rst_in),
.CLKFX_OUT(clk),
.CLKIN_IBUFG_OUT(CLKIN_IBUFG_OUT),
.CLK0_OUT(),
.LOCKED_OUT(LOCKED)
);
BUFG buffer...
It feels like one might be better off using an always @ (*) block to handle external inputs.How does a reg declared in such a block differ from a simple wire? And from what I have understood about Synchronizing registers, they only help control clock to output delay.In that case, why would...
This is code to detect falling pulses from two inputs.As the image attached shows, as soon as v_sync_a goes low or v_sync_b goes low, v_sync_a_falling goes or v_sync_b_falling go high. Now, let's say that the code were run on Hardware, If v_sync_a or v_sync_b fall at the exact same instant as...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
