Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
yea, another big savings is the plot points you actually do save. There are some options under transient called 'print strobe' or 'plot strobe' or something (it definitely hast he word 'strobe' in it) that you can make have a larger time step. What it would do is only print at a certain...
in general the pmos input pair has lower 1/f noise, but lower gm. Thus they are good when the input common mode is low, or the circuit has difficulties with 1/f noise at the input pair. They are generally worse if speed/input loading is an issue or higher input common mode.
one good thing...
what supply are you using for what minimum length transistor?
This is fine for the thicker oxide 2.5->3.3v fets. Do it all the time, no problems, no esd issue (although the chip itself does have esd protection).
If you examine these caps you will see that there does exist a distributed...
natch, as LvW says, the criteria for oscillation are:
1. Gain greater than 1 at frequency f0
2. positive feedback (i.e. 360 degree phase shift from input to output at frequency f0)
congratulations! You arent stable! I think its called the Barkhausen criteria.
again, as LvW points out...
Re: how to simulate capacitor mismatch of a pipeline SH circ
I have used the following two ways
1.a. obtain mismatch data from foundry or by looking at your models for capacitors of that size.
1.b model the switch cap section in matlab and run full montecarlo to see affect of mismatch
1.c use...
I admit to being confused at the confusion.
The only simple r/c circuit that demonstrates what is shown in the picture is the following:
input -----R----|------- output
......................|
.....................C
......................|
......................|
...................GND
where...
I'm going to guess that 'decap' stands for decoupling capacitor. Given that most chips needs onchip decoupling capacitors you should be good to go. I personally use them, and prefer them over MIM caps for decoupling because of their density and ability to be placed under power routing. Your...
Perhaps the question is "why do pmos input pairs of differential amplifiers work better when the input is close to ground, and why do nmos input pairs of differential ampliers work better when the input is close to the power supply"
The answer is that if your common mode input is close to...
Assuming these noise powers added. Then we see that the original limit of 10 bits (quantization noise) was impacted negatively by 3 dB reducing the total performance by half a bit down to 9.5 bits. The extra noise then, injected by the circuit somehow (again, assuming it is additive at this...
Ideally the frequency should not matter, however, once an ADC is implemented the frequency ends up mattering a lot.
The higher the frequency the worse the performance will become (normally).
Things that can cause the frequency degradation as a function of frequency are:
1. Sample and Hold...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
